# DESIGN AND IMPLEMENTATION OF POWER QUALITY MONITORING SYSTEM FOR DISTRIBUTION SYSTEMS

#### A THESIS SUBMITTED TO THE GRADUATE SCHOOL OF NATURAL AND APPLIED SCIENCES OF MIDDLE EAST TECHNICAL UNIVERSITY

BY

NADİRE ARZU TOKA

IN PARTIAL FULFILLMENT OF THE REQUIREMENTS FOR THE DEGREE OF MASTER OF SCIENCE IN ELECTRICAL AND ELECTRONICS ENGINEERING

SEPTEMBER 2019

## Approval of the thesis:

# DESIGN AND IMPLEMENTATION OF POWER QUALITY MONITORING SYSTEM FOR DISTRIBUTION SYSTEMS

submitted by NADİRE ARZU TOKA in partial fulfillment of the requirements for the degree of Master of Science in Electrical and Electronics Engineering Department, Middle East Technical University by,

Prof. Dr. Halil Kalıpçılar Dean, Graduate School of <b>Natural and Applied Sciences</b>	
Prof. Dr. İlkay Ulusoy Head of Department, <b>Electrical and Electronics Engineering</b>	
Assoc. Prof. Dr. Cüneyt Fehmi Bazlamaçcı Supervisor, Electrical and Electronics Engineering, METU	
Examining Committee Members:	
Prof. Dr. Gözde B. Akar Electrical and Electronics Engineering, METU	
Assoc. Prof. Dr. Cüneyt F. Bazlamaçcı Electrical and Electronics Engineering, METU	
Prof. Dr. Şenan Ece G. Schmidt Electrical and Electronics Engineering, METU	
Assoc. Prof. Dr. Murat Göl Electrical and Electronics Engineering, METU	
Prof. Dr. Ali Ziya Alkar Electrical and Electronics Engineering, Hacettepe U.	
Date:	

I hereby declare that all information in this document has been obtained and presented in accordance with academic rules and ethical conduct. I also declare that, as required by these rules and conduct, I have fully cited and referenced all material and results that are not original to this work.

Name, Last Name: Nadire Arzu TOKA

Signature :

#### ABSTRACT

# DESIGN AND IMPLEMENTATION OF POWER QUALITY MONITORING SYSTEM FOR DISTRIBUTION SYSTEMS

Toka, Nadire Arzu

M.S., Department of Electrical and Electronics Engineering Supervisor: Assoc. Prof. Dr. Cüneyt Fehmi Bazlamaçcı

September 2019, 99 pages

Smart grid concept is a significantly important topic all over the world. The consumers should be supplied with power sources that is as clean as possible. The quality of delivered power depends on parameters defined in different standards such as The Electrical Distribution System Supply Reliability and Quality of Electricity Regulation in Turkey. To achieve complete control on the grid, Power Quality (PQ) should be monitored and controlled at the end of the power distribution system. Considering the number of the consumers in the distribution system, this is achieved by designing a stand-alone, high-performance, and real-time Power Quality Monitoring device, which can monitor adjacent consumers but at the same time with the lowest possible cost. In Turkish distribution system topology, there exists 12 feeders at the transformer substations at most. Hence a required monitoring system should be able to measure and/or calculate voltage and current phases of two sides of the transformer and current phases of the 12 feeders. The main objective of this study is to measure standard-defined power quality parameters for 64 sources in real-time with a circuit that is fitting in the smallest

FPGA possible. Within the scope of this thesis, a real-time system, which may form the processing sub-system of a power quality monitoring device that is capable of measuring PQ parameters in accordance with international standard IEC 61000-4-30, is implemented on FPGA. The developed system is evaluated using synthetic test data constructed on MatLAB and the results are compared with the expected values.

Keywords: power quality monitoring, FPGA, power quality parameters, distribution systems

# DAĞITIM SİSTEMLERİ İÇİN GÜÇ KALİTESİ İZLEME SİSTEMİ TASARIMI VE UYGULAMASI

Toka, Nadire Arzu Yüksek Lisans. Elektrik ve Elektronik Mühendisliği Bölümü Tez Yöneticisi: Doç. Dr. Cüneyt Fehmi Bazlamaçcı

Eylül 2019, 99 sayfa

Akıllı şebeke kavramı, bütün dünyada önemli bir konudur. Tüketicilere iletilen güç, olabildiğince temiz olmalıdır. Dağıtılan gücün kalitesi, Türkiye Elektrik Piyasası Dağıtım Sisteminde tanımlanan Elektrik Enerjisinin Tedarik Sürekliliği, Ticari ve Teknik Kalitesi Yönetmeliği gibi farklı standartlarda tanımlanan parametrelere bağlıdır. Şebeke üzerinde tam kontrolün sağlanabilmesi için dağıtım sisteminin sonunda, Güç Kalitesi izlenmeli ve kontrol edilmelidir. Dağıtım sistemlerindeki tüketici sayısı göz önüne alındığında, bu kontrolün sağlanabilmesi, tek başına, yüksek performanslı ve gerçek zamanlı çalışabilen, yakın tüketicilerin ortak kullanımına olanak sağlayabilen, en ucuz cihazla mümkün olacaktır. Türk dağıtım sistemlerinin topolojisi incelendiğinde, trafo merkezlerinde, en fazla 12 fiderler var olmaktadır. Bu nedenle, gerekli olan izleme sistemi, transformatörün iki tarafının gerilim ve akım fazlarını ve bu 12 fiderin akım fazlarını ölçebilecek yetenekte olmalıdır. Bu çalışmanın amacı, standartlarca tanımlanan Güç Kalitesi izleme parametrelerini gerçek zamanlı olarak 64 kaynak için ölçerken mümkün olan en küçük FPGA içine sığabilmektir. Bu tez kapsamında, Güç Kalitesi izleme parametrelerini uluslararası IEC 61000-4-30 standardında tanımlandığı şekilde ölçebilen bir cihazının işlemci alt sistemini oluşturacak gerçek zamanlı bir sistem FPGA üzerinde uygulanmıştır. Geliştirilen sistem, MatLAB'da oluşturulan sentetik test verileriyle değerlendirilmiş ve sonuçlar beklenen değerlerle karşılaştırılmıştır.

Anahtar kelimeler: güç kalitesi izleme, FPGA, güç kalitesi parametreleri, dağıtım sistemleri

to loving memory of my mother

#### ACKNOWLEDGEMENTS

I am really grateful to my supervisor Assoc. Prof. Dr. Cüneyt F. Bazlamaçcı for his guidance and giving me an opportunity to work with him.

This study was supported within the scope of the ARDEB project 115E146. We thank the Ministry of Science, Industry and Technology of the Turkish Republic for their support.

I wish to thank Cemil Kızılöz and my colleagues for their advice, support and motivation.

I want to express my appreciations to Gamze Ahsel Uzun, Ahsen Kaya and Kamil Sert for their friendship and support throughout this study.

Last but not the least, I want to thank my family especially my mother for believing in me and being there for me whenever I needed.

# TABLE OF CONTENTS

ABSTRACT	
ÖZ	vii
ACKNOWL	EDGEMENTS x
TABLE OF	CONTENTSxi
LIST OF TA	BLES xiv
LIST OF FIC	GURES
LIST OF AB	BREVATIONSxxii
1. INTRODU	JCTION
2. BACKGR	OUND AND LITERATURE REVIEW5
2.1 Sig	nal Processing Algorithms of Power Quality Devices (PQD)5
2.1.1	Power Frequency
2.1.2	Magnitude of the Supply Voltage7
2.1.3	Supply Voltage Dips and Swells
2.1.4	Voltage Interruptions
2.1.5	Voltage and Current Harmonics11
2.1.6	Underdeviation, Overdeviation and Crest Factor Parameters12
2.1.7	Supply Voltage Unbalance

2.1.8 Active, Reactive and Apparent Power	14
2.2 Literature Study	17
3. OVERALL SYSTEM ARCHITECTURE	21
4. IMPLEMENTATION OF POWER QUALITY PARAMETERS ON FPGA	27
4.1 Harmonic Calculation Unit	27
4.1.1 Implementation on ARM	27
4.1.2 Implementations on FPGA	28
4.1.2.1 R2SDF Implementation	28
4.1.2.2 Time Multiplexed R2SDF Implementation	33
4.2 Power Frequency Calculation Unit	35
4.2.1 Low Pass Filter Module	35
4.2.2 Frequency Calculation Module	37
4.3 Magnitude Calculation Unit	39
4.3.1 Voltage Dips, Swells and Interruption	44
4.4 Phase Calculation Unit	45
4.5 Unbalance Detection Unit	47
4.6 Power Calculation Unit	49
4.7 Parameter Calculation Unit	52
5. EVALUATION OF THE SYSTEM	57
5.1 Evaluation of Sub-Systems	58
5.1.1 Evaluation of Harmonic Calculation Unit	58
5.1.2 Evaluation of Power Frequency Calculation Unit	62

5.1.3	Evaluation of Magnitude Calculation Unit	. 65		
5.1.4	Evaluation of Event Detection Module	. 66		
5.1.5	Phase Angle Calculation Unit	. 68		
5.1.6	Unbalance Detection Unit	. 70		
5.1.7	Power Calculation Unit	.73		
5.1.8	Parameter Calculation Unit	.77		
5.2 Ev	aluation of the Overall System	. 81		
6. CONCLUSION AND FUTURE WORK				
REFERENC	CES	97		

# LIST OF TABLES

TABLES

Table 2.1: Comparison with Former Systems  20
Table 4.1: R2SDF Resource Utilization (N=1024)
Table 4.2: Time Multiplexed R2SDF Implementation Resource Utilization
Table 5.1: Harmonic Calculation Test Data Attributes  59
Table 5.2: Comparison of MatLAB and FPGA Results61
Table 5.3: Post-Implementation Resource Utilization of Harmonic Calculation Unit
Table 5.4: Post-Implementation Resource Utilization of LPF Module     63
Table 5.5: Post-Implementation Resource Utilization of Frequency Module
Table 5.6: Post-Implementation Resource Utilization of Magnitude Calculation Unit
Table 5.7: Post-Implementation Resource Utilization of Phase Calculation Unit70
Table 5.8: Post-Implementation Resource Utilization of Unbalance Detection Unit 73
Table 5.9: Power Calculation Unit Experimental Results
Table 5.10: Post-Implementation Resource Utilization of Power Calculation Unit76
Table 5.11: Post-Implementation Resource Utilization of Underdeviation and    Overdeviation Calculation
Table 5.12: Post-Implementation Resource Utilization of Crest Factor Calculation.81

Table 5.13: Overall System Harmonic Result Comparison	86
Table 5.14: Overview of the Obtained Results	91
Table 5.15: Overall Post-Implementation Resource Utilization	

### LIST OF FIGURES

FIGURES
Figure 1.1: Turkish Distribution System Topology2
Figure 2.1: Frequency Variation Example Measured in Transmission System
Figure 2.2: Three-phase Voltage Waveform
Figure 2.3: A Voltage Dip9
Figure 2.4: A Voltage Swell10
Figure 2.5: A Voltage Interruption11
Figure 2.6: Waveform Affected by Odd Number of Harmonics
Figure 2.7: Unbalanced Voltage Waveform14
Figure 2.8: True Power15
Figure 2.9: Inductive Power
Figure 2.10: Capacitive Power
Figure 2.11: The Relationship between Apparent, Active and Reactive Power 17
Figure 3.1: Overall System Block Diagram
Figure 4.1: Result of Harmonic Calculation Implementation on ARM
Figure 4.2: R2MDC Architecture
Figure 4.3: R2SDF Architecture
Figure 4.4: R4SDF Architecture

Figure 4.5: R4MDC Architecture	29
Figure 4.6: First Stage of 1024-point FFT Algorithm	30
Figure 4.7: Butterfly Module (N=8)	31
Figure 4.8: Multiplier Module	31
Figure 4.9: FFT Module Block Design	32
Figure 4.10: Time Multiplexed R2SDF Architecture	33
Figure 4.11: Multiplexer Module Algorithm	34
Figure 4.12: N <sup>th</sup> order FIR Low Pass Filter with (N+1) Taps	35
Figure 4.13: Input Test Signal	36
Figure 4.14: FIR LPF Output Signal	37
Figure 4.15: Example for Zero Crossings	37
Figure 4.16: Flow Chart for Frequency Calculation	38
Figure 4.17: Block Design of Low Pass Filter Module	39
Figure 4.18: Block Design of Frequency Measurement Module	39
Figure 4.19: Flow Chart for Magnitude Calculation Algorithm	41
Figure 4.20: The First Part of Magnitude Calculation Module	41
Figure 4.21: The Second Part of Magnitude Calculation Module	42
Figure 4.22: The Third Part of Magnitude Calculation Module	42
Figure 4.23: Half and Full Cycle Identifications	43

Figure 4.24: Magnitude Calculation Unit Block Design
Figure 4.25: Modules of Phase Calculation Unit
Figure 4.26: Algorithm for Phase Angle Calculation
Figure 4.27: Phase Angle Calculation Top Module for Three-Phases
Figure 4.28: Unbalance Detection Algorithm
Figure 4.29: Unbalance Detection Unit Block Design
Figure 4.30: Algorithm of Power Calculation Unit
Figure 4.31: Power Calculation Unit Block Design
Figure 4.32: Algorithm for Underdeviation and Overdeviation Parameter Calculations
Figure 4.33: Algorithm for Crest Factor Calculation
Figure 4.34: Block Design of Parameter Calculation Unit (Part 1)
Figure 4.35: Block Design of Parameter Calculation Unit (Part 2)
Figure 5.1: Post-Implementation Clock Network of Harmonic Calculation Unit 59
Figure 5.2: Harmonic Calculation Test Data on MatLAB
Figure 5.3: Functional Simulation of Low Pass Filter Module
Figure 5.4: Post-Implementation Timing Report of Low Pass Filter Module
Figure 5.5: Functional Simulation of Frequency Calculation Module
Figure 5.6: Post-Implementation Timing Report of Frequency Module

Figure 5.7: Functional Simulation of Magnitude Calculation Unit
Figure 5.8: Post-Implementation Timing Report of Magnitude Calculation Unit 66
Figure 5.9: Functional Simulation Result with High Interrupt Flag
Figure 5.10: Functional Simulation Result with High Sag Flag
Figure 5.11: Functional Simulation Result with High Swell Flag
Figure 5.12: Functional Simulation of Phase Angle Calculation Unit
Figure 5.13: Post-Implementation Timing Report of Phase Calculation Unit70
Figure 5.14: Simulation Result of Different Phase Angles71
Figure 5.15: Simulation Result of Different Magnitude71
Figure 5.16: Simulation Result of Low Unbalance72
Figure 5.17: Simulation Result of Flag Timings72
Figure 5.18: Post-Implementation Timing Report of Unbalance Detection Unit73
Figure 5.19: The First Simulation of Power Calculation Unit74
Figure 5.20: The Second Simulation of Power Calculation Unit
Figure 5.21: The Third Simulation of Power Calculation Unit
Figure 5.22: The Fourth Simulation of Power Calculation Unit
Figure 5.23: Post-Implementation Timing Report of Power Calculation Unit76
Figure 5.24: Simulation of Underdeviation and Overdeviation Calculation

Figure	5.25:	Post-Implem	entation	Timing	Report	of	Underdeviation	and
Overde	viation	Calculation				•••••		79
Figure	5.26: Si	mulation of Cr	est Factor	r Calculat	ion	•••••		80
Figure	5.27: Po	ost-Implementa	ation Tim	ing Repor	t of Crest	Fact	or Calculation	80
Figure	5.28: To	op Module Inp	ut and Ou	tput Ports				82
Figure	5.29: Tł	ne Overall Syst	tem Block	c Design .		•••••		83
Figure	5.30: Cı	urrent Test Dat	a for Ove	erall Syste	m Evalua	tion.		84
Figure	5.31: Vo	oltage Test Da	ta for Ove	erall Syste	m Evalua	tion		84
Figure	5.32: Ov	verall System S	Simulatio	n Overvie	W			85
Figure	5.33: Ov	verall System I	Harmonic	Result G	raph			86
Figure	5.34: Ov	verall System I	Power Fre	equency R	esult			87
Figure	5.35: Ov	verall Magnitu	de Calcul	ation Vol	tage Resu	lt		87
Figure	יס 5.36: סי	verall Magnitu	de Calcul	ation Cur	rent Resu	lt		88
Figure	יס :5.37	verall Phase A	ngle Calc	ulation Re	esult			88
Figure	5.38: Ov	verall Unbalan	ce Detect	ion Resul	t	•••••		89
Figure	5.39: Ov	verall Unbalan	ce Detect	ion Resul	t Individu	al Te	st	89
Figure	5.40: Ov	verall Power C	alculation	n Result				90
Figure	5.41: Ov	verall Underde	viation a	nd Overde	viation R	esult		90
Figure	5.42: O	verall Crest Fa	ctor Resu	lt				91

Figure 5.43: Overall Post-Implementation Timing Report	
Figure 5.44: Overall Operating Frequency	92
Figure 5.45: Overall Post-Implementation Power Report	93
Figure 5.46: Overall Post-Implementation Device View	94
Figure 6.1: Post-Synthesis Resource Utilization for XC7Z015	95

# LIST OF ABBREVATIONS

FPGA	: Field Programmable Gate Array
PQD	: Power Quality Device
IEC	: International Electrotechnical Commission
LUT	: Look Up Table
LUTRAM	: Look Up Table Random Access Memory
FF	: Flip Flop
BRAM	: Block Random Access Memory
DSP	: Digital Signal Processing
ΙΟ	: Input / Output
R2SDF	: Radix-2 Single-Path Delay Feedback
ADC	: Analog to Digital Converter
GPIO	: General Purpose Input / Output
NA	: Not Applicable

#### **CHAPTER I**

#### **INTRODUCTION**

Smart grid and power quality concepts are important and interesting topics. Over the years, various projects were developed in Turkey [1-10]. These studies covered power generation and transmission sides of the grid. However, to achieve exact control, power should also be monitored at the distribution systems. Considering number of consumers at the distribution side, integration of power quality monitoring devices on everywhere would be difficult and expensive. Therefore, the device to be developed should be able to monitor geographically adjacent consumers simultaneously, while preserving low cost characteristic.

When Turkish low voltage side topology is examined, there exists 12 feeders at the transformer substations at most. The system should monitor these feeders and two sides of the transformer. This topology and how many channels to be measured at the same time is explained in Figure 1.1. Therefore, the system should monitor 64 channels (or sources) and calculate 48 of them except for neutral channels.

These issues construct the objective and motivation of this study which is designing and implementing real-time, high-performance, low cost power quality monitoring device which is capable of measuring 64 channels and calculating standard-defined power quality parameters of 48 channels at the same time, while being suitable for previously developed and integrated Power Quality monitoring systems in generation and transmission sides of the grid.



Figure 1.1: Turkish Distribution System Topology

When the previous studies on this subject are examined, it can be observed that implementing power quality monitoring device for this much of channels at the same time to calculate this much of parameters have not been attempted yet. Chapter 2 discussed the complexity of the problem at hand and provides the explanations of measured power quality parameters' signal processing algorithms.

In Chapter 3, overall system architecture design steps are given and block diagram of the overall system is clarified and sub-systems of the design are defined.

Chapter 4 consists of implementation details of power quality parameters. Algorithms are constructed and implemented on FPGA in accordance with specified requirements of the system.

The sub-systems and the overall design are evaluated in terms of accuracy, timing requirements and resource utilization. Designed tests and test data are given in Chapter 5 along with evaluation results.

Finally, the thesis is ended with our conclusion and future work in Chapter 6.

#### **CHAPTER II**

#### **BACKGROUND AND LITERATURE REVIEW**

#### 2.1 Signal Processing Algorithms of Power Quality Devices (PQD)

End-users of the distribution systems want to know the quality of the power they get. Why their lights flicker, what affects their equipments' lifetime and what causes overheating in their power electronic devices, etc. are important questions for them and they can get answers to these questions with a power quality monitoring device which is specifically designed for distribution systems.

Power Quality is defined by the International Electrotechnical Comission (IEC) in the standard IEC 61000-4-30 [14] as follows: it is the behavior of the electricity at a given point on an electrical grid, evaluated against a set of technical parameters that are defined in the standards. The measurement methods and uncertainties for these parameters are also defined in the above standard and categorized into three classes (A, B and S).

The standard-defined parameters included within the scope of this study are listed below:

- Power Frequency
- Magnitude of the Supply Voltage
- Supply Voltage Dips and Swells
- Voltage Interruptions
- Voltage and Current Harmonics
- Underdeviation, Overdeviation, and Crest Factor
- Supply Voltage Unbalance

• Active, Reactive, and Apparent Power

#### 2.1.1 **Power Frequency**

Power frequency of the system is a result of rotation of electrical machines and motors [11]. For steady and synchronously connected systems, all machines rotate at the same speed and standard frequency can be obtained. However, minor speed variations between the electrical machines and changes in the load cause variations in the frequency.

The power frequency variations in large grids are small. Frequently, the frequency of the supply voltage is very similar to the frequency of the power system. Throughout a disturbance, the result of a power system frequency measurement is between about 49.3 and 50.4 Hz as shown in Figure 2.1 [11]. The question arises whether this kind of variation will have a major negative effect on distribution systems or not. Standard motors which are employed for instance in household appliances could operate with any supply voltage frequency. Induction motors such as the ones used in refrigerators will operate at various speeds according to the power frequency however, a major increase in frequency may lead saturation of the induction motor, which could then get overheated [12,13].

According to the standard [14], power system frequency calculation should be done every 10 seconds. Calculation method is defined as the accumulative duration of integer cycles during 10 seconds divided by the number of the integral cycles. In addition, the effects of multiple zero crossing shall be attenuated. Also, for Class A where precise measurements are necessary, the measurement uncertainty of power frequency shall not exceed  $\pm 10$  mHz.



Figure 2.1: Frequency Variation Example Measured in Transmission System

## 2.1.2 Magnitude of the Supply Voltage

A balanced three-phase AC (Alternating Current) sinusoidal voltage waveform is shown in Figure 2.2 and defined with the following equations.

 $V_a(t) = \sqrt{2} V \cos(2\pi f t + \varphi)$  $V_b(t) = \sqrt{2} V \cos(2\pi f t + \varphi - 120^\circ)$  $V_c(t) = \sqrt{2} V \cos(2\pi f t + \varphi + 120^\circ)$ 

where

f: Voltage frequency

V: Voltage magnitude



Figure 2.2: Three-phase Voltage Waveform

The RMS (Root Mean Square) value of the voltage is defined as the magnitude of the supply voltage according to IEC 61000-4-30 [14].

Variations in voltage magnitude which is V in Equation 2.1 can affect the performance and functionality of the equipments in distribution systems. Any overvoltage, which will be defined as voltage swell later, can cause insulation failure in long-term. Undervoltages, which will be defined as voltage sag later, could lead to reduced starting torque and overheating during full-load operation. The light output and lifetime of incandescent lamps are directly affected by voltage magnitude [11]. Because of these effects of variations in the magnitude of the supply voltage, the associated parameter is included in various standards. According to IEC 61000-4-30, the calculation shall be the Root Mean Square value of magnitude of the supply voltage over 10-cycle time interval for 50 Hz power systems. Aggregation method is also defined in the standard.

#### 2.1.3 Supply Voltage Dips and Swells

A short-duration of under-voltages are defined as voltage dips or voltage sags. Voltage dip is a reduction in the magnitude of the supply voltage followed by a recovery after a short period of time. Voltage dip is defined for poly-phase systems in IEC 61000-4-

30 as follows: a voltage dip starts when the RMS input voltage of the channels is below the pre-defined dip threshold and ends with the URMS (value of the RMS voltage measured over one cycle) voltage on all the phases are equal to or above the voltage dip threshold plus the hysteresis voltage. The duration of a voltage dip is defined as the time difference among the start time and the end of time of the voltage dip [14]. Generally, threshold for voltage dip is defined as 90% of its stable RMS value. Voltage dip is shown in Figure 2.3 [15].



Figure 2.3: A Voltage Dip

A short-duration of over-voltages are defined as "Voltage Swells". Voltage swell is an increase in the magnitude of the supply voltage followed by a recovery after a short period of time. Voltage swell is defined in the standard IEC 61000-4-30 as follows: a voltage swell begins with magnitude of the input supply voltage of the phases are above the pre-defined swell threshold and ends when the magnitude of the supply voltage on all phases are equal to or below the swell pre-defined threshold. The duration of a voltage swell is the time difference among the beginning and the end of the voltage swell [14]. Generally, threshold of voltage dip is defined as 110% of stable value of the magnitude of the supply voltage. Voltage swell is shown in Figure 2.4 [15].



Figure 2.4: A Voltage Swell

As mentioned in 2.1.2, variations in the magnitude of the supply voltage can affect the lifetime and performance of equipments. Therefore, voltage dips and swells are considered as power quality parameters and their measurement method and uncertainty are defined in the IEC 61000-4-30. For Class A, the basic measurement  $U_{rms}$  of a voltage dip and swell shall be performed every half-cycle on each measurement channel. The cycle duration depends on the frequency of the system. The measurement uncertainty shall not exceed  $\pm 0.2$  % of  $U_{din}$  [14].

#### 2.1.4 Voltage Interruptions

Voltage interruption is defined in the standard IEC 61000-4-30 for poly-phase systems as follows: a voltage interruption begins when the magnitude of the supply voltages of all phases fall below the pre-defined voltage interruption threshold and ends when the magnitude of the supply voltage on any one phase is equal to or greater than the pre-defined voltage interruption threshold. The duration of a voltage interruption is the time difference among the beginning and the end of the voltage interruption. The voltage interruption threshold is set by the user of the monitoring system [14]. Voltage interruption is shown in Figure 2.5 [16].



Figure 2.5: A Voltage Interruption

#### 2.1.5 Voltage and Current Harmonics

In distribution systems, waveforms of the supply voltage and current are assumed not to be sinusoidal shape. The waveform is composed of various sine-waves with different magnitudes, phase angle, and frequency. However, their frequencies are integer multiples of the system frequency.

Waveform distortion is caused by non-linear elements in the power system. Non-linear elements take non-sinusoidal currents for sinusoidal voltages. Therefore, the current waveform through a non-linear element gets distorted. These non-linear elements could be transformers, arc furnaces, halogen lights, and power electronics components such as HVDC links, Flexible ac Transmission System (FACTS) devices, ASDs, and switched mode power supplies [11]. Consequences of waveform distortion can be listed as [17]:

- Resonance,
- Unstable neutral phase,

- Equipment and component overheating,
- Performance reduction in electric machines' operations,
- Electromagnetic interference with communication systems,
- Overloaded capacitors.

In electrical distribution systems, odd number of harmonics are dominant. Even number of harmonics have less effect on waveform distortion. Modern rules on harmonic distortion state that equipment should not generate any even harmonics. A typical waveform affected by odd number of harmonics is given in Figure 2.6 [18].



Figure 2.6: Waveform Affected by Odd Number of Harmonics

Measurement method and uncertainty of harmonic distortion are standardized in IEC 61000-4-30 [4] and IEC 61000-4-7 [19].

#### 2.1.6 Underdeviation, Overdeviation and Crest Factor Parameters

Underdeviation, overdeviation and crest factor parameters are calculated to obtain how much the waveform is distorted. Measurement method of these parameters are defined in power quality standards. The overdeviation is defined as;

- If  $U_{rms-200ms,i} < U_{din}$  then  $U_{rms-over,i} = U_{din}$
- If  $U_{rms-200ms,i} \ge U_{din}$  then  $U_{rms-over,i} = U_{rms-200ms,i}$

The underdeviation is defined as;

- If  $U_{rms-200ms,i} > U_{din}$  then  $U_{rms-under,i} = U_{din}$
- If  $U_{rms-200ms,i} \leq U_{din}$  then  $U_{rms-under,i} = U_{rms-200ms,i}$

#### where

Urms-200ms,i: 200 ms aggregated RMS result

Udin: Declared supply voltage by a transducer ratio

Urms-over, i: Overdeviation result

Urms-under,i: Underdeviation result

Underdeviation and overdeviation measurements are only defined for Class A [14].

Crest factor is a time-domain parameter which indicates distortion on the top of the waveform. It is defined as the ratio of the amplitude of the signal and its magnitude [11]:

$$C_r = \frac{V_{max}}{V_{rms}}$$

#### 2.1.7 Supply Voltage Unbalance

In this section, the variations in voltage between the phases in poly-phase power systems is discussed. Supply voltage unbalance exists when magnitudes of the line voltages or the phase angles between consecutive lines are not equal.

Supply voltage unbalance is caused by;

- Enormous individual loads operating single-phase,
- Faulty distribution of these single-phase loads by the multiple phases of the poly-phase systems [17].

In high-voltage and medium-voltage networks, most of the loads are three-phase loads. However, in distribution systems, single-phase loads have more importance [11]. Therefore, measurement of voltage unbalance is crucial. An example of unbalanced three-phase voltage is given in Figure 2.7 [20].



Figure 2.7: Unbalanced Voltage Waveform

Symmetrical components method is used for evaluating the supply voltage unbalance. Measurement uncertainty for Class A is defined in IEC 61000-4-30 [14].

#### 2.1.8 Active, Reactive and Apparent Power

Electronic circuits are composed of three main elements: resistor, capacitor and inductor. Capacitors and inductors cause phase shift between current and the supply voltage. However, resistors cause no shift between them as shown in Figure 2.8. Power consumed on purely resistive loads is true power, measured in Watts.


Figure 2.8: True Power

Power of loads consisting of inductors and capacitors is defined as reactive power and measured in Volt-Amper reactive (VAr). Current waveform leads the supply voltage waveform by 90 degrees and this results in negative reactive power in capacitive loads as shown in Figure 2.9.



Figure 2.9: Inductive Power

On the other hand, if load is inductive, current waveform lags the supply voltage waveform by 90 degrees and the produced power is positive reactive power as shown in Figure 2.10.



Figure 2.10: Capacitive Power

When the system has a load composed of resistors, capacitors, and inductors, the angle between voltage and current varies. This results in the combination of true and reactive power and forms apparent power, measured in volt amps (VA).

The formulas for the three types of power can be written as:

 $P = V I \cos\theta$  $Q = V I \sin\theta$ S = V I

where

*P*: Active Power,

Q: Reactive Power,

S: Apparent Power,

V: Voltage Magnitude,

*I*: Current Magnitude,

 $\theta$ : Angle among the supply voltage and current waveforms.

The relationship between these three types of power can be formulized in the following equations and shown in Figure 2.11.



Figure 2.11: The Relationship between Apparent, Active and Reactive Power

Power measurement is not mentioned in the standard IEC 61000-4-30. However, it is included within the scope of the study.

#### 2.2 Literature Study

Power Quality device for distribution systems should be able to operate with transmission network devices. In the scope of National Power Quality Project of Turkey, Power Quality devices are installed at the transmission network. Over the years, several studies are made for this project and proposed in [1-9]. Power Quality studies in Turkey is started by taking nationwide snapshots of the transmission system which is presented in [1]. PQ parameters are measured in accordance with IEC-61000-

4-30 at 205 different locations in the transmission system in [2]. After examination of field PQ data, a novel extensible database architecture is presented in [3]. Interharmonics and flicker measurements are comprehensively studied in [4] by focusing on iron and steel industry. A method for measuring light flicker based on Kalman filtering is presented in [5]. Nationwide real-time monitoring system for electrical quantities and power quality of the electricity transmission system is presented in [6]. The system defines an interface between transmission and distribution networks. The developed system has many capabilities such as measuring Power Quality parameters in distribution and transmission lines, detecting fault locations, GPS synchronization for harmonic phasor measurement and having a web-enabled national event recording system. The system calculates Power Quality parameters according to IEC 61000-4-30 and it is implemented on Mini-ITX motherboard. The outputs of the system are collected by National Monitoring Center for PQ (NMCPQ). Power Quality measurements at 601 points in the transmission system are stored in PQ database and are assessed in [7]. A Wind-Electric Power Monitoring and Forecast Center (WPMFC) which is composed of database, forecast software, data processing and application servers is presented in [8]. A Multipurpose Platform (MPP) for Power System Monitoring and analysis with sample grid applications is proposed in [9]. The system is capable of calculating Power Quality parameters according to IEC 61000-4-30, analyzing them, logging events, measuring synchronized phasors and identifying inter area oscillation. 450 devices had been installed until 2014. Each device is composed of a Mini-ITX motherboard, analog signal conditioning circuitry, digital I/O circuits, DAQ unit and GPS-based synchronization circuitry with current transducers.

Although Power Quality concept is studied over the years, implementing Power Quality Monitoring devices on FPGA is a relatively new application area [21 - 28].

An FPGA based Power Quality Monitoring System is proposed in [21]. The system is implemented in Xilinx Virtex 5 LX110T and evaluated at a transformer substation. The developed system is capable of calculating power frequency, magnitude of the supply voltage and current, current harmonics, active, reactive and apparent power and power factor.

An FPGA based Power Quality Monitoring using FFT method for single phase power metering is proposed in [22]. The system is implemented in Xilix Artix 7 evaluation board and evaluated by simulation. The developed architecture is capable of calculating 256-point FFT for current harmonics, phase angle, power factor and active, reactive and apparent power.

An online Electric Power Quality disturbance detection system is proposed in [23]. The system is implemented in Xilinx Virtex 5 LX110T FPGA and is evaluated at a transformer substation. It focuses on detecting voltage sags, swells and interruption parameters.

A novel concept of secondary substation monitoring is proposed in [24]. The developed system is capable of calculating current harmonics, voltage transients, phase-to-phase voltage estimation and detecting faulty phases, and faulty phase conductors.

An application-specific instruction set processor for Power Quality Monitoring is proposed in [25]. The design is implemented in Xilinx Kintex-7 70T FPGA by using a soft processor and is evaluated by simulation. The developed system is capable of calculating power frequency, magnitude of the supply voltage and current, and current harmonics.

An FPGA based smart sensor for detection and classification of Power Quality disturbances is proposed in [26]. The developed system consists of FPGA based processor and neural network for classification. It is capable of calculating current harmonics, transient voltages and detecting voltage sags, swells and interruption for 6 channels at the same time.

A smart sensor network for Power Quality monitoring in electrical installations is proposed in [27]. The system is implemented on Xilinx Spartan 6 FPGA and evaluated at a transformer substation. The developed architecture is capable of calculating power factor, current harmonics and detecting voltage sags, swells and interruption. An FPGA based online Power Quality Monitoring System for electrical distribution network is proposed in [28]. The system is implemented in Xilinx Virtex 5 LX110T FPGA and evaluated at a transformer substation. The developed device is capable of calculating power frequency, current harmonics, power factor, active, reactive and apparent power while detecting voltage sags, swells and interruption parameters for 7 channels at the same time.

The designed architecture for this study is compared with the systems given in [21–28] with respect to their features and the comparison is presented in the following table.

	[21]	[22]	[23]	[24]	[25]	[26]	[27]	[28]	Thesis
Power Frequency	х				х			х	х
The Supply Voltage Magnitude	x	х			x			x	х
Supply Voltage Dips and Swells	x		х			x	x	x	х
Voltage Interruptions	х		х			х	х	х	х
Current Magnitude	х	х			х			х	х
Current Harmonics	х	х		х	х	х	х	х	х
Power Factor	х	х					х	х	х
Active, Reactive, Apparent Power	x	х						х	х
Voltage Harmonics									х
Voltage Unbalance									х
Current Unbalance									х
Underdeviation									х
Overdeviation									х
Crest Factor									х
Voltage Transients				х		х			
Number of Sources	NA	NA	NA	8	NA	6	NA	7	48

Table 2.1: Comparison with Former Systems

### **CHAPTER III**

### **OVERALL SYSTEM ARCHITECTURE**

Before constructing the overall architecture, requirements of the system should be defined clearly. These requirements can be related to the capabilities and features of the overall system, power quality parameters that will be measured and/or calculated, or relationships among the sub-systems. For the power quality monitoring system to be developed in this thesis, the requirements except for relationships are as follows:

- The system should be designed to be integrated into the distribution systems.
- The system should be working in real-time.
- The system should have enough ADCs for measuring all phases of 16 feeders.
- ADC resolution should be chosen to be compatible with IEC 61000-4-30 Class A uncertainties.
- The system should be capable of monitoring 16 feeders or 48 channels at the same time.
- The system should be capable of measuring and/or calculating the following quantities and power quality parameters;
  - 1. Power System Frequency
  - 2. Magnitude of the Supply Voltage
  - 3. Voltage Dips and Swells
  - 4. Voltage Interruption
  - 5. Voltage Harmonics
  - 6. Voltage Unbalance
  - 7. Underdeviation, Overdeviation, Crest Factor
  - 8. Magnitude of Current
  - 9. Current Harmonics

10. Current Unbalance

- 11. Active, Reactive and Apparent Power
- The system should be capable of storing the measured and/or calculated results of these quantities and parameters.

After defining these requirements, sub-systems are conceived as follows:

- Power Frequency Calculation Unit
- Magnitude Calculation Unit
- Harmonic Calculation Unit
- Phase Angle Calculation Unit
- Event Detection Unit, which includes voltage dips, swells and interruption
- Unbalance Detection Unit
- Power Calculation Unit
- Parameter Calculation Unit, which includes underdeviation, overdeviation and crest factor

This list then leads to determination of relationships among these sub-systems.

- Supply voltage should be filtered before calculating power frequency.
- Magnitude Calculation Unit should be capable of measuring both supply voltage and current.
- Harmonic Calculation Unit should be capable of calculating 1024-point FFT for both supply voltage and current.
- Phase Angle Calculation Unit should take frequency result as an input.
- Event Detection Unit should take magnitude of the supply voltage result as an input.
- Unbalance Detection Unit should take magnitude of the supply voltage and current, and phase angle results as an input.
- Power Calculation Unit should take magnitude of the supply voltage and current, and phase angle results as an input.

- Parameter Calculation Unit should take magnitude of the supply voltage as an input.
- All sub-systems should have control signals to provide handshaking mechanisms among other sub-systems.

These relationships between the sub-systems also form the dependencies among them and the dependencies lead to constructing the data flow and division of the computation into 4 steps as follows:

## 1<sup>st</sup> Step :

• Apply low pass filter to the supply voltage

# 2<sup>nd</sup> Step:

- Calculate magnitude of the supply voltage
- Calculate magnitude of the current
- Calculate harmonics of the supply voltage
- Calculate harmonics of the current
- Calculate power frequency

## 3rd Step:

- Calculate phase angle between the supply voltage and current
- Calculate phase angle between feeder's phases

## 4<sup>th</sup> Step:

- Detect events which are voltage dips, swells and interruptions
- Calculate active, reactive and apparent power
- Calculate other parameters which are underdeviation, overdeviation and crest factor
- Detect supply voltage unbalance
- Detect current unbalance

According to the determined data flow and the above steps, the overall system architecture is constructed as shown in Figure 3.1.



Figure 3.1: Overall System Block Diagram

### **CHAPTER IV**

### **IMPLEMENTATION OF POWER QUALITY PARAMETERS ON FPGA**

In this section, our implementation details of the algorithms of the selected power quality parameters of this thesis are explained. Presentation order of these parameters is based on relative complexities of the algorithms and the data flow among parameters as was defined in previous chapter.

#### 4.1 Harmonic Calculation Unit

The Fast Fourier Transform (FFT) algorithm is used for the computation of discrete Fourier transform (DFT) of the supply voltage and current. Using FFT, we represent signals in frequency domain. By the frequency domain representation of the signals, integer multiples of the fundamental frequency can be obtained.

Harmonic calculation part of the study requires the heaviest computation among all power quality parameters. To optimize this computation, three different designs are implemented in different platforms.

### 4.1.1 Implementation on ARM

Since the target hardware in this study is Zynq, the first design is composed of ARM and FPGA. Cooley-Tukey FFT algorithm [29] is implemented on ARM with Ne10 library activation and the performance is evaluated. Computation result of 1024 point FFT for one channel takes about 55 milliseconds. The obtained result is printed on Xilinx SDK Software Serial Interface and given in the following figure.

🖹 Problems 🖉 Tasks 📮 Console 🔲 Properties 📮 SDK Terminal 🛛	<b>- x</b>	R		
Connected to: Serial ( COM4, 115200, 0, 8 )				
Output took 36647978 clock cycles. Output took 55026.99 us.				^
				$\sim$
			>	
	S	end	Cle	ar

Figure 4.1: Result of Harmonic Calculation Implementation on ARM

The total operation time will then be 2.64 secs for all channels since ARM does not have parallel processing capabilities in bare metal mode of operation, but the total should not exceed 50 milliseconds for real-time operation. Hence, this design option is abandoned.

# 4.1.2 Implementations on FPGA

## 4.1.2.1 R2SDF Implementation

The most popular pipelined FFT architectures can be listed as follows:

- Radix-2Multipath Delay Commutator (R2MDC) [30]
- Radix-2 Single-path Delay Feedback (R2SDF) [31]
- Radix-4 Multipath Delay Commutator (R4MDC) [30]
- Radix-4 Single-path Delay Feedback (R4SDF) [32]

For 16-point decimation in frequency (DIF), these architectures are shown in the following figures [33] (C: commutator, BF: butterfly). In DIF algorithm, the decimation is handled in the frequency domain and the complex multiplication (blue Xs in the following figures) takes place after butterfly's addition and subtraction operations.

In R2MDC architecture as shown in Figure 4.2, in each stage, half the data stream of incoming data is delayed by a memory or shift register and processed with the second half data stream.



Figure 4.2: R2MDC Architecture

In R2SDF architecture as presented in Figure 4.3, the memory is first used to save the first half of the input data stream and then delay output data. A single data stream goes through the multiplier at every stage.



Figure 4.3: R2SDF Architecture

R4SDF is similar to R2SDF but consists of Radix-4 butterflies and uses 3 memory blocks to save 3 parts of the input data at each stage as given in Figure 4.4.



Figure 4.4: R4SDF Architecture

R4MDC architecture is similar to R2MDC but consists of Radix-4 butterflies and uses 3 shift registers at each stage as shown in Figure 4.5.



Figure 4.5: R4MDC Architecture

The study in [34] compares these architectures and identifies R2SDF to have the lowest memory demand. R2SDF is also chosen for our implementation in this thesis.

1024-point R2SDF architecture consists of functionally similar ten (log<sub>2</sub>1024) stages. First stage's input data is 1024 consecutive samples of raw data. This data is input to FFT module one by one on each rising edge of the clock input of the module. Second stage's input data is the output of the first stage, and so on. The output data of the last stage is the result of the FFT module.

One stage consists of four modules which are Butterfly, FIFO, Coefficient ROM and Multiplier as shown in Figure 4.6 for the first stage of 1024-point FFT.



Figure 4.6: First Stage of 1024-point FFT Algorithm

Butterfly module takes input data and starts counting. A butterfly in m<sup>th</sup> stage of total n stage counts until 2[log<sub>2</sub>(n-m)]. Let's name this limit CNT\_MAX. If input data's index is lower than CNT\_MAX, butterfly passes data to FIFO. If input data's index is bigger than CNT\_MAX, butterfly adds its real part to FIFO output's real part and subtracts its imaginary part from FIFO output's imaginary part. This way it prepares data at the specified point in the following figure which is prepared for 8-point FFT for simplification.



Figure 4.7: Butterfly Module (N=8)

Calculating every coefficient during execution will slow the operation down. That's why all coefficients are calculated ahead and stored in RAM. Coefficient ROM module counts input data for specifying index, then outputs related coefficient.

Multiplier module takes Butterfly's and Coefficient ROM's outputs and multiplies. It prepares data at the specified point in the following figure. Because FPGA has DSP resources in the slices, this module calculates the result in one clock cycle. After calculation, it passes the result to next stage's Butterfly module.



Figure 4.8: Multiplier Module

Top module block design of FFT module is given in the following figure.



Figure 4.9: FFT Module Block Design

One channel 1024-point R2SDF DIF FFT algorithm post-implementation resource utilization result is given in Table 4.1. Operating frequency of the design is obtained as 125MHz. Hence clock period is 8 ns. Delay of the design is about 1034 clock which is based on delay on FIFOs and number of stages. By implementing 48 FFT Calculation modules, total processing time can be calculated as: [1024 + 10 + (512 + 256 + 128 + ... + 1] \* 8 ns = 16464 ns which is sufficient for the required real-time operation. Only problem with this design is the DSP use (4%) hence we can only support 25 channels. By forcing the synthesizer to limit the DSP utilization, we can force the system to use LUTs for multiplication. In this case, LUT utilization is so high that total resources are not enough for 48 channels. Hence, this design is abandoned too.

Resource	Utilization	Available	Utilization %
LUT	1642	218600	0.75
LUTRAM	168	70400	0.24
FF	492	437200	0.11
BRAM	6	545	1.10
DSP	36	900	4.00
IO	62	362	17.13
BUFG	1	32	3.12

 Table 4.1: R2SDF Resource Utilization (N=1024)
 Particular

#### 4.1.2.2 Time Multiplexed R2SDF Implementation

Instead of implementing 48 FFT modules, one module can be used by all 48 channels in turn as shown in Figure 4.10 (Ch: channel).

After last sample of one channel leaves the pipeline structure, the first sample of the next channel can enter the pipeline. If reset time and other control mechanisms are taken into account, total processing time for the required time multiplexed R2SDF structure will be 48 \* (1024 + 10 + 1024) \* 8 ns = 794112 ns. It is more than enough for real-time operation. If calculation is reversed, 20 ms / [(1024 + 10 + 1024) \* 8 ns] = 1208.89 channels can be supported with this design.



Figure 4.10: Time Multiplexed R2SDF Architecture

All channel data are stored in FIFOs which are implemented as BRAM. The advantage is that LUT resources are not exhausted. Data width of FIFOs is chosen as 2\*1024 words. As soon as 1024 words are stored, multiplexer module starts the reading process from top to bottom. Channel-48 waits other channels for a total of 47\*2\*1034\*8 ns = 777568 ns. Since, sampling frequency is 1024\*50Hz = 51.2kHz, FIFO for Channel-48 can collect maximum 1024 + 40 samples. In this way, FIFOs will not be full, and data loss does not occur. Hence, real-time operation is satisfied. Multiplexer module's functionality is explained in Figure 4.11.

Post-implementation resource utilization of Time Multiplexed R2SDF architecture, which consists of 48 FIFOs, Multiplexer and FFT modules, is given in the following table.

Resource	Utilization	for Zynq ZC706 (%)
LUT	7727	3.53
LUTRAM	624	0.89
FF	10155	2.32
BRAM	50	9.17
DSP	36	4
10	53	14.64

Table 4.2: Time Multiplexed R2SDF Implementation Resource Utilization



Figure 4.11: Multiplexer Module Algorithm

### 4.2 **Power Frequency Calculation Unit**

As was mentioned previously, the power frequency of the grid and the supply voltage frequency are very close terms. Supply voltage is affected from its harmonics. Before calculating voltage frequency, harmonic components should be eliminated. Thus, power frequency calculation unit is composed of a low pass filter module and a frequency calculation module.

### 4.2.1 Low Pass Filter Module

FIR low pass filter module is designed and implemented using the following equation:

$$y[n] = \sum_{i=0}^{N-n} b_i x[n-i]$$

where

*y*[*n*]: Output signal

*x*[*n*]: Input signal

N: The filter order



Figure 4.12: N<sup>th</sup> order FIR Low Pass Filter with (N+1) Taps

In the designed filter, N is chosen as 3. Thus, the filter has 4 taps and creates 3 points phase shift. This phase shift should be eliminated to correctly calculate phase angles of the channels. Thus, filtered signal is shifted by 3 point for elimination.

Each sample of the input signal x[n] enters the delayline in order. They are multiplied with b coefficients and accumulated to form y[n] output signal. This FIR LPF method is chosen because it has no feedback and it is implemented in hardware very easily.

As a first step, the algorithm is implemented in MatLAB environment and tested. As test data, addition of a pure cosine signal, its harmonics and randomly produced noise signal is used as shown in Figure 4.13. On the right side of Figure 4.13, multiple zero crossings can be observed.

During the test, it is observed that negative and positive half cycle's duration and amplitude of the output signal are not equal. The output signal is not oscillating around zero because of randomly produced noise data. As a consequence, frequency calculation results are not correct. To solve this problem, DC component of the test data should be removed. This process is implemented before and after the low pass filter. Elimination after LPF gives less percentage error. The result is shown in Figure 4.14.



Figure 4.13: Input Test Signal



Figure 4.14: FIR LPF Output Signal

It is clear on the right side of the figure that multiple zero crossings are eliminated and the output signal is oscillating around zero.

## 4.2.2 Frequency Calculation Module

For frequency calculation, time difference between two zero crossings is measured as shown in Figure 4.15. For this measurement, MSB (Most Significant Bit) of the input data is monitored since the input signal is signed and the MSB indicates if it is negative or not. MSB changing from one to zero is detected.



Figure 4.15: Example for Zero Crossings

For measurement of time difference between two zero crossings, a counter is defined. This counter starts counting after the first detection and keeps counting until detecting second zero crossing. The system frequency is the result of operating frequency divided by this counter. In this way, measurement uncertainty does not exceed 2 \* operating frequency of the system. Flow chart for calculating frequency is given in Figure 4.16.

Block design of the implemented LPF and frequency measurement units are given in Figure 4.17 and Figure 4.18.



Figure 4.16: Flow Chart for Frequency Calculation

	clk_125MHz rst_n dout_fifo_1 : (9:0)	lpf_data_out_n : (9:0) lpf_data_valid_n	lpf lpf	_data _data	_out_ _valic	<u>1 : (9:</u> 1_1	 0)	- - - - 0
6	valid_fifo_1 rd_en_fifo_1 valid_fifo_n rd_en_fifo_1			· ·			• •	•
	pq_project_lib low_pass_filter	· · · · · · · · · · · ·		• •				
	U_0							

Figure 4.17: Block Design of Low Pass Filter Module



Figure 4.18: Block Design of Frequency Measurement Module

# 4.3 Magnitude Calculation Unit

Root Mean Square (RMS) values of both the supply voltage and current are calculated according to the following equations.

$$V_{rms} = \frac{1}{N} \sqrt{\sum_{k=1}^{n} V_k^2}$$
$$I_{rms} = \frac{1}{N} \sqrt{\sum_{k=1}^{n} I_k^2}$$

where

 $V_{rms}$ : Magnitude of the supply voltage

*I<sub>rms</sub>*: Magnitude of current

 $V_k$ : k<sup>th</sup> sample of the supply voltage waveform

 $I_k$ : k<sup>th</sup> sample of current waveform

For this formulation, the flow chart shown in Figure 4.19 is constructed. For each step in the flow chart, a module is designed and implemented. Each module takes data from former module, processes the data, and send the result to the next one. For streaming data passing through multiple modules, valid signals are used for handshaking mechanisms. Designed architecture is given in Figure 4.20, Figure 4.21 and Figure 4.22. Designed architecture for magnitude calculation module is composed of 5 sub-modules. These sub-modules can be listed as;

- enable\_rms\_module
- signal\_square
- adder\_of\_squares
- divider
- square\_root



Figure 4.19: Flow Chart for Magnitude Calculation Algorithm



Figure 4.20: The First Part of Magnitude Calculation Module



Figure 4.21: The Second Part of Magnitude Calculation Module



Figure 4.22: The Third Part of Magnitude Calculation Module

For parameters like supply voltage dips and swells, we use half cycle magnitude of the supply voltage. For continuous data coming from ADCs (Analog to Digital Converter), it is necessary to specify which sample belongs to which half cycle and full cycle, as they will be accumulated accordingly. 'enable\_rms\_module' takes incoming data, does identification, also enables rest of the module for starting processing. Half cycle identification is done according to data being negative or positive. Full cycle identification is just for separating consecutive cycles. This identification process is exemplified in Figure 4.23.

'signal\_square' module waits enable signal from former module 'enable\_rms\_module', which asserts valid signal for enabling, and multiplies incoming data with itself irrespective of half and full identification. The result of this module is ready within one clock cycle, and valid signal is asserted to notify next module.



Figure 4.23: Half and Full Cycle Identifications

'adder\_of\_squares' module accumulates incoming data with respect to its half and full identification. Naturally, it prepares two half cycle and one full cycle aggregated output data for the next module.

This module also counts how many data is accumulated for each output data and asserts valid signal for the next module.

'divider' module waits for valid signal from former module. After 'adder\_of\_squares' asserts valid signal, 'divider' module divides accumulated data by the related counter.

'square\_root' module consists of two RAMs. The first RAM contains square root results and the second RAM contains squares of these results. This module waits the valid signal from 'divider' and then, searches input data in the second RAM. After input data hits certain interval in the second RAM, result will be the related data in the first RAM.

#### 4.3.1 Voltage Dips, Swells and Interruption

A module for calculation of voltage dips, swells and interruption is implemented under magnitude calculation unit to simplify the computation. This module takes square of the result and compares with RAM values. If square of the result is lower than the minimum number in the pre-calculated RAM, voltage dip flag asserts high. If square of the result is bigger than the maximum in the pre-calculated RAM, voltage swell flag asserts high. Maximum and minimum numbers in the RAM are thresholds, and specified as follows:

Voltage Dip Threshold =  $220 - (220 * 0.1) = 198 V_{rms}$ 

Voltage Swell Threshold =  $220 + (220 * 0.1) = 242 V_{rms}$ 

Thus, the RAM stores (242 - 198 + 1) numbers. Another threshold is defined for voltage interruption, and it is calculated as;

 $220 * 0.1 = 22 V_{rms}$ 

Out-of-range flags are used for indicating which half-cycle or full-cycle caused the dip, swell, or interruption. These flags can be seen from the following figure, which shows the magnitude calculation unit's output ports.

														• •		• •							
	ç Ç	clł rst	< <u>1</u> t_n	25	MH	-lz	0)			clk rst_n	rms_result_		valid (9:0)				data rms	_val _res	id ult_r	nalf_	01		
- ( - (	5	va	lid	fif	0	10.	•/		┢	data_in : (9:0) data_in_valid	_rms_result_ rms_re	_half_10 : esult_full :	(9:0) (9:0)				rms_ rms_	_res _res	ult_r ult_f	nalf_ ull	10		
											rms_resu	lt_half_01	_oor				rms	res	ult_ł	nalf_	01	_oor	•
											rms_resu	lt_half_10	_oor				rms	res	ult_ł	nalf_	10	oor	•
											rms_	result_ful	l_oor	⊳		-	rms	res	ult_f	ull_o	oor		
												sag	_flag	⊳			sag	flag					
												swell	_flag	⊳		-	swe	ll_fla	g ·				
										102		interrupt	_flag	⊳		-	inter	rupt	flag	<b>)</b> -			
										ng project lib													
										pq_project_lib													
										U_147			• •	• •	•	· ·	• •						

Figure 4.24: Magnitude Calculation Unit Block Design

#### 4.4 Phase Calculation Unit

Before calculating active power, reactive power and apparent power, phase angle between the supply voltage and current should be obtained. Phase calculation unit consists of zero-cross module, phase difference module and phase calculation module.



Figure 4.25: Modules of Phase Calculation Unit

Zero-cross modules wait until non-negative data and sets data\_zero\_cross output signals high. Phase difference module waits for data\_zero\_cross input signals' rising edges and counts and/or measures the time difference between these two inputs. Finally, phase angle calculator module takes the time difference from phase\_difference module and frequency from power frequency calculator module and then divides these two and outputs phase angle result with valid signal. Algorithm for this process is explained in Figure 4.26.

For detecting unbalance on the supply voltage and current channels, phase angles between the three-phases should be obtained. Therefore, another module is designed with a similar algorithm, except for different number of inputs. This top module takes three phases of the supply voltage and current which belong to the same feeder, and calculates phase angle among these. Thus, this module outputs three phase angle results, which are between first and second, first and third and second and third phases. Top module block design is given in Figure 4.27.



Figure 4.26: Algorithm for Phase Angle Calculation

	clk_125MHz           rst_n           data_valid_freq_1           freq result 1: (20:0)           lpf_data_out_1: (9:0)           lpf_data_valid_1           lpf_data_out_2: (9:0)	clk rst_n freq_valid freq_in : (20:0) data_in_1 : (9:0) data_valid_1 dotta_2: (0:0)	phase_angle_1_2: (8:0) phase_angle_valid_1_2 phase_angle_1_3: (8:0) phase_angle_valid_1_3 phase_angle_2_3: (8:0) phase_angle_valid_2_3		pha pha pha pha pha pha	ISE ISE ISE ISE ISE	angle angle angle angle angle	v1 val val val v2 val	<u>v2</u> : id_v v3: id_v v3: id_v	(8:0 1_v2 (8:0 1_v3 (8:0 2_v3	) ) ) ) 3	-		
0000	lpf_data_valid_2       lpf_data_out_3:(9:0)       lpf_data_valid_3	data_in_2 : (9:0) data_valid_2 data_in_3 : (9:0) data_valid_3		-	· ·		· ·				•		· ·	
· ·		<b>P</b> 8					• •							
· ·		pq_project_lib phase_triple_top U_195		•••••	· ·		· ·				•		· ·	

Figure 4.27: Phase Angle Calculation Top Module for Three-Phases

Input data for three-phases are outputs of Low Pass Filter module which receives input signal whose dc component is removed. Because, to calculate phase difference correctly, the inputs should not have multiple zero-crossings and should oscillate around zero.

### 4.5 Unbalance Detection Unit

Unbalance is the situation where the angles between three phases or the magnitude of the phases are not equal. For detecting unbalance on the supply voltage and current channels, outputs of Magnitude Calculation Unit and Phase Angle Calculation Unit for three-phases are taken as inputs. After the computation, three flags are asserted, which indicate unbalance existence and whether it is caused by magnitude or phase angle difference.

By the advantage of existing parallel processing capability in our platform, magnitude difference and angle difference among three-phases are detected individually. In case of results from other modules being not asserted at the same time, results are stored in registers with rising edge of valid signals

If there is a difference in either of them, unbalance flag is asserted high and if there is not a difference among phases in terms of both magnitude and phase angle, unbalance flag is asserted low. This is implemented as an OR gate. The algorithm for this computation is explained in Figure 4.28.

Input and output ports of Unbalance Detection Unit can be clearly seen in block design, which is given in Figure 4.29.

Unbalance Detection Unit is independent from the unique specifications of voltage and current channels. Therefore, one design is used for both the supply voltage and current.



Figure 4.28: Unbalance Detection Algorithm

CCC	clk_125MHz rst_n rms_result_full_1 : (9:0)	clk rst_n rms_in_1 : (9:0)	phase_diff rms_diff unbalance_out		ph rm un	ase_ is_di balai	_diff_ ff_v1 nce_	v1_ _v2 out_	v2_v _v3 _v1_	v3 _v2_	_v3				)
CCC	data_valid_1 rms_result_full_2:(9:0) data_valid_2	rms_in_valid_1 rms_in_2 : (9:0) rms_in_valid_2	unbulunce_out			· ·		· ·	•			•	· ·		-
Č C C C	data_valid_3 phase_angle_v1_v2: (8:0)	rms_in_3 : (9:0) rms_in_valid_3 phase_1_2 : (8:0)		•	•	· ·	-	· ·	•	•	•	•	· ·	· ·	
0000	phase_angle_valid_v1_v2 phase_angle_v1_v3 : (8:0) phase_angle_valid_v1_v3 phase_angle_v2_v3 : (8:0)	phase_1_2_valid phase_1_3 : (8:0) phase_1_3_valid		- - -				· ·				•	· ·		
C	phase_angle_valid_v2_v3	phase_2_3 : (8:0) phase_2_3_valid		•		· ·		· ·				•	· ·	• •	
•		pq_project_lib unbalance				· ·		· ·	•	•	-	•	· ·	· ·	
		U_225													

Figure 4.29: Unbalance Detection Unit Block Design

### 4.6 Power Calculation Unit

Power Calculation Unit is responsible for calculation of active power, reactive power and apparent power. Active and reactive power can be calculated by multiplying voltage and current sample-by-sample and then computing mean. This requires more resource compared to implementing following equations.

 $P = V \cdot I \cdot \cos\theta$  $Q = V \cdot I \cdot \sin\theta$  $S = V \cdot I$ 

where

P: Active Power,

Q: Reactive Power,

S: Apparent Power,

V: Voltage Magnitude,

I: Current Magnitude,

 $\theta$ : Angle among the supply voltage and current waveforms.

By examining the equations, it is clear that this unit needs magnitude of the supply voltage and current, along with the phase angle between them.

Cosine and sine values between 0 and 359 degrees are pre-calculated, multiplied with 1024 and stored in RAM, since Vivado Synthesizer does not support non-constant real-valued expressions. Using the output of the related Phase Angle Calculation Unit, cosine and sine results of the angle is fetched from RAM. Multiplication with 1024 is implemented because the result of cosine and sine should be converted and fraction being attenuated. While calculating the powers, the result is then divided by 1024 for correction. Division by 1024 is simply done with Least Significant Bits reduction. Pseudo code for RAM content can be written as follows:

for *i*:= 0 to 359 do
 COS\_RAM(i) = 1024 \* cos(i);
 SIN\_RAM(i) = 1024 \* sin(i);
 end

Algorithm for power calculation is explained in Figure 4.30. The module takes valid signals of Magnitude Calculation Unit and Phase Angle Calculation Unit for handshaking mechanism. Input and output signals is shown in Figure 4.31.


Figure 4.30: Algorithm of Power Calculation Unit



Figure 4.31: Power Calculation Unit Block Design

#### 4.7 Parameter Calculation Unit

This unit is implemented to calculate underdeviation, overdeviation and crest factor parameters. As was mentioned earlier

The overdeviation is defined as follows [14]:

- If  $U_{rms-200ms,i} < U_{din}$  then  $U_{rms-over,i} = U_{din}$
- If  $U_{rms-200ms,i} \ge U_{din}$  then  $U_{rms-over,i} = U_{rms-200ms,i}$

The underdeviation is defined as follows [14]:

- If  $U_{rms-200ms,i} > U_{din}$  then  $U_{rms-under,i} = U_{din}$
- If  $U_{rms-200ms,i} \leq U_{din}$  then  $U_{rms-under,i} = U_{rms-200ms,i}$

#### where

U<sub>rms-200ms,i</sub>: 200 ms aggregated RMS result

U<sub>din</sub>: Declared supply voltage by a transducer ratio

Urms-over,i: Overdeviation result

Urms-under,i: Underdeviation result

Aggregation is defined as the square root of the arithmetic mean of the squared input values. Therefore, for 200 ms aggregation, 10 cycle magnitude of the supply voltage values should be aggregated. Implemented module for magnitude of the supply voltage performs RMS calculation, but it waits sequential inputs while their valid signal stays high. However, for aggregation, 10 magnitude data will be ready in 200 ms while there is time difference among them. Therefore, RMS calculation algorithm can not be used

as it is. Instead of writing new modules, a controller is implemented to be used in front of the RMS calculation module and an evaluation module is implemented afterwards.

The controller module stores the magnitude results in a FIFO and starts reading as soon as 10 data is collected. Therefore, implemented RMS module calculates  $U_{rms-200ms,i}$ . The evaluation module takes  $U_{rms-200ms,i}$  and outputs underdeviation and overdeviation parameters according to above equations. Algorithm for this operation is explained in Figure 4.32.

Crest factor is defined as;

$$C_r = \frac{V_{max}}{V_{rms}}$$

where

 $C_r$ : Crest factor

 $V_{max}$ : Maximum value of the supply voltage samples

 $V_{rms}$  : RMS value of the supply voltage

Crest factor calculation module finds the maximum value of the supply voltage and divides it by the prepared RMS result provided by the Magnitude Calculation Unit. Algorithm for this operation is explained in Figure 4.33.

The modules defined in this section are implemented at the same top module. Input and output signals of the modules is shown in the block design of the unit and given in Figure 4.34 and Figure 4.35.



Figure 4.32: Algorithm for Underdeviation and Overdeviation Parameter Calculations



Figure 4.33: Algorithm for Crest Factor Calculation



Figure 4.34: Block Design of Parameter Calculation Unit (Part 1)



Figure 4.35: Block Design of Parameter Calculation Unit (Part 2)

Calculated crest factor result is obtained by multiplying the actual value with 1024 not to lose fraction.

#### **CHAPTER V**

#### **EVALUATION OF THE SYSTEM**

Overall system and all sub-systems are evaluated individually in terms of accuracy (functional correctness), timing requirements and resource utilization. While testing accuracy, for each sub-system and overall system, synthetic test data is constructed on MatLAB in accordance with relation to other sub-systems. In other word, test data values and timings are adjusted to act like the other sub-systems.

Accuracy evaluation of the units is done in Vivado by Xilinx. Post-implementation functional simulation method is used.

Timing requirement evaluation of the units is the process of defining timing constraints and controlling the design's compatibility with timing reports which belong to postimplementation design. The reason for that this is timings may have been miscalculated after the synthesis since place and route process is not completed, setup and hold time violations are measured using shortest distances but not using real distances on FPGA.

Resource utilization evaluation of the designed units is the report of the postimplementation design phase. This has the same reason with timing evaluation. Synthesizer may have changed resources to satisfy the timing requirements.

This section starts with the evaluation of the sub-systems sorted with respect to data flow and ends with the overall system.

#### 5.1 Evaluation of Sub-Systems

Evaluation of the sub-systems are given in the same order as the one presented in Chapter 4.

#### 5.1.1 Evaluation of Harmonic Calculation Unit

Multiplexer module controls the rest of the design. Therefore, output signals of the Multiplexer should be studied carefully to apply correct test processes to other modules.

Next module to be evaluated is the Harmonic Calculation module. Since this module calculates 48 different results for each channel, the test process should include confirmation of all. Total simulation time should be chosen accordingly, not the Vivado default value, since time multiplexing is applied and it takes about 794112 ns to complete one cycle worth of input data for all channels.

Harmonic Calculation unit is the first one implemented in this thesis. At the beginning of the evaluation process, no timing requirements are defined. Maximum operating frequency of the unit is found to be 125 MHz. Total operation time of the Multiplexer Unit is calculated using this frequency. The total operation shall not exceed one cycle of the power system, which is 20 milliseconds. The total operation time of the Harmonic Calculation unit is found as follows:

48\*2\*1034\*8 ns = 794112 ns

After specifying the operating frequency of the Harmonic Calculation Unit as 125 MHz which is shown in Figure 5.1, the other units are designed to be compatible with this. This is essential because use of another frequency in the system may cause metastability problems.



Figure 5.1: Post-Implementation Clock Network of Harmonic Calculation Unit

For accuracy evaluation of the Harmonic Calculation Unit, the same test data used in the overall design evaluation is used. The test data is composed of a pure sinusoidal waveform with its harmonics with smaller magnitudes and randomly produced noise data. The test data is composed of 10 signals with different amplitudes and frequencies. The test data attributes are given in Table 5.1.

Harmonics	Amplitude (%)	Amplitude	Frequency (Hz)
1	100	128	50
2	10	12.8	100
3	12 15.36		150
4	15	19.2	200
5	20	25.6	250
6	14	17.92	300
7	9	11.52	350
8	8	10.24	400
9	11	14.08	450
10	5	6.4	500

Table 5.1: Harmonic Calculation Test Data Attributes

The specified test data constructed on MatLAB is plotted and given in Figure 5.2. The data is stored in data\_array on Vivado and is given as input data to Harmonic Calculation Unit.

DFT result of the same test data is computed on MatLAB and two results are compared. Percentage error, which is calculated according to following equation, and comparison results are shown in Table 5.2.

% Error =  $(R_{FPGA} - R_{MatLAB}) / R_{FPGA} * 100$ 

where

R<sub>FPGA</sub> : Result of FPGA simulation

R<sub>MatLAB</sub> : Result of MatLAB computation



Figure 5.2: Harmonic Calculation Test Data on MatLAB

Harmonics	Expected Amplitude	MatLAB Result	FPGA Result	FPGA Result Amplitude	% Error
1	128	65531	64110	125.21	-2.23
2	12.8	6585	6456	12.61	-1.51
3	15.36	7835	7575	14.79	-3.85
4	19.2	9833	9469	18.49	-3.84
5	25.6	13147	12994	25.38	-0.87
6	17.92	9148	9085	17.74	-1.01
7	11.52	5873	5806	11.34	-1.59
8	10.24	5222	5285	10.32	0.78
9	14.08	7228	7327	14.31	1.61
10	6.4	3246	3222	6.29	-1.75

Finally, for resource utilization evaluation, post-implementation design report is provided in the following table for Time Multiplexed R2SDF Implementation for 48 channels.

Table 5.3: Post-Implementation Resource Utilization of Harmonic
Calculation Unit

Resource	Utilization	for Zynq ZC706 (%)
LUT	7727	3.53
LUTRAM	624	0.89
FF	10155	2.32
BRAM	50	9.17
DSP	36	4
10	53	14.64

#### 5.1.2 Evaluation of Power Frequency Calculation Unit

Power Frequency Calculation Unit consists of a low pass filter module and a frequency calculation module, which are evaluated individually.

While evaluating the accuracy of Low Pass Filter, test data constructed on MatLAB, described in the previous subsection, is given as input. FIFO reading timing value is also presented. In other words, because the Multiplexer module reads from FIFO's and controls the rest of the design, Low Pass Filter module test data should act, in terms of data format and timings, as the FIFO output. Output signals of the module is checked only for not having multiple zero-crossing.

Functional operation of this Low Pass Filter module is independent of input data length. Thus, input data array size is chosen as 32-word and output array is checked for whether it is increasing, non-decreasing, decreasing or non-increasing. Input data array is a part of MatLAB simulation data, which was described in the previous section. Simulation results are recorded in a text file for evaluation. Post-implementation functional simulation as well as input and output data arrays are provided in Figure 5.3 and below. Output data array is non-increasing which is the functionality for removing multiple zero-crossings.

Name	Value	10 ns	1100 ns	1200 ns	1300 ns	1400 ns	1500 ns	1600 ns	1700 ns	1800 ns	900 ns
1/4 wr_dock	1	nnnn		<b>HHHH</b>					i di di di di di di di di di di di di di		
14 reset	o										
Un reset_n	1										
1/4 write_en	1										
🕼 fifo_sim_start	1										
🖬 📲 data_in[9:0]	01c			000							04c (0)0
🖬 📲 middle_signal[19:0]	00dc1			00000							
🗃 📲 data_out_re[9:0]	06e			000			98£ \0 \0 \0 \	08a 0 0			
₩ data_for_freq_valid_1	1										
NOISY_SIGNAL[0:32]	140, 145, 105, 144, 1		40,145,105,144,	129,102,109,121	,140,139,96,13	35,132,106,119,	83,93,115,105,	10,91,56,93,93	8,76,76,71,49,5	7,28,50,12,20	

Figure 5.3: Functional Simulation of Low Pass Filter Module

input\_data = (140, 145, 105, 144, 129, 102, 109, 121, 140, 139, 96, 135, 132, 106, 119, 83, 93, 115, 105, 110, 91, 56, 93, 93, 76, 76, 71, 49, 57, 28, 50, 12, 20)

output\_data = (145, 143, 143, 142, 140, 139, 138, 138, 138, 136, 135, 134, 133, 132, 130, 128, 127, 126, 125, 123, 120, 119, 118, 116, 114, 112, 110, 108, 105, 103, 100, 96, 93, 90, 87, 84, 81, 78, 75, 72, 69, 66, 63, 61, 59, 57, 55, 53, 51, 49, 47, 45, 43, 41, 39, 37, 35, 33, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1)

For timing evaluation of Low Pass Filter module, timing constraint for 125 MHz is applied and post-implementation timing report shows compatibility as given in Figure 5.4.

etup		Hold		Pulse Width	
Worst Negative Slack (WNS):	<u>4,132 ns</u>	Worst Hold Slack (WHS):	<u>0,196 ns</u>	Worst Pulse Width Slack (WPWS):	<u>3,600 ns</u>
Total Negative Slack (TNS):	0,000 ns	Total Hold Slack (THS):	0,000 ns	Total Pulse Width Negative Slack (TPWS):	0,000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	76	Total Number of Endpoints:	76	Total Number of Endpoints:	62

Figure 5.4: Post-Implementation Timing Report of Low Pass Filter Module

For resource utilization, post-implementation design report is given in Table 5.4.

Resource	Utilization	Available	Utilization %
LUT	97	218600	0.04
FF	61	437200	0.01
IO	45	362	12.43
BUFG	1	32	3.12

 Table 5.4: Post-Implementation Resource Utilization of LPF Module

While Frequency Calculation module is being evaluated, the test data should act as the output of the Low Pass Filter module. Therefore, if these modules are desired to work together in real-time, it is necessary to design a test process which completely covers the operation of the previous module.

For accuracy evaluation, test data is different from the one which is used for the overall design, because Low Pass Filter output data has no multiple zero-crossing. Therefore, test data is chosen to have almost pure sinusoidal waveform. Calculated frequency

result is compared according to test data's array width. 1024-word long input test data which consists of 4 times repeated 256-word long sinusoidal cycle is applied. Thus, expected frequency result is 256 (hexadecimal 100) and valid signal should be asserted high 4 times. Expected behavior of these output signals are obtained and shown in Figure 5.5.

Name	Value	10 us	5 us	10 us	15 us	20 us	25 us
₩ rd_dock	0						
₩ wr_clock	0						
Ve reset	0	1					
₩ reset_n	1						
😼 write_en	1						
🕼 data_valid	0		1	1	1	1	
	000	0					
	000100	000000	X			000100	
≝ 📲 fifo_data_1024[0:1023]	-63,-65,-68,-71,-	-63,-65,-68,-71,	-73,-76,-78,-81,-	83,-85,-88,-90,-92	,-94,-96,-98,-100	,-102,-104,-106,-	107,-109,-111,-

Figure 5.5: Functional Simulation of Frequency Calculation Module

For timing evaluation, timing constraint for 125 MHz is applied and postimplementation timing report shows compatibility as given in Figure 5.6.

up		Hold		Pulse Width	
Worst Negative Slack (WNS):	6,407 ns	Worst Hold Slack (WHS):	0,148 ns	Worst Pulse Width Slack (WPWS):	<u>3,600 ns</u>
Total Negative Slack (TNS):	0,000 ns	Total Hold Slack (THS):	0,000 ns	Total Pulse Width Negative Slack (TPWS):	0,000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	93	Total Number of Endpoints:	93	Total Number of Endpoints:	51

Figure 5.6: Post-Implementation Timing Report of Frequency Module

For resource utilization evaluation, post-implementation design results are shown in Table 5.5.

Table 5.5: Post-Implementation Resource	Utilization	of Frequency	Module
---	-------------	--------------	--------

Resource	Utilization	Available	Utilization %
LUT	38	218600	0.02
FF	50	437200	0.01
IO	26	362	7.18
BUFG	1	32	3.12

#### 5.1.3 Evaluation of Magnitude Calculation Unit

This unit is designed to calculate root mean square values of both the supply voltage and current. Input data of the module comes from Multiplexer, and output data is used by Power Calculation Unit, Parameter Calculation Unit, and Unbalance Detection Unit.

To evaluate accuracy of this module, test process is designed to simulate the behavior of the Multiplexer module. Thus, the test data constructed for the overall design is used. In addition, it is essential for this module to assert flags, used for handshaking, at the proper rising edge of the clock, because its output data affects the operation of other three units. Simulation result is shown in Figure 5.7. Input data array is fifo\_data\_1024\_311 in the figure.



Figure 5.7: Functional Simulation of Magnitude Calculation Unit

Pure cosine signal is chosen for functional simulation to evaluate easily. Input data amplitude is 311, therefore magnitude result should be 311 \* 0.707. Simulation result is 220 (hexadecimal: DC) for half cycles and full cycles.

For timing evaluation of Magnitude Calculation unit, timing constraint for 125 MHz is applied and post-implementation timing report shows **incompatibility** as given in Figure 5.8.

tup		Hold		Pulse Width	
Worst Negative Slack (WNS):	-24,459 ns	Worst Hold Slack (WHS):	<u>0,081 ns</u>	Worst Pulse Width Slack (WPWS):	<u>3,600 ns</u>
Total Negative Slack (TNS):	-887, 152 ns	Total Hold Slack (THS):	0,000 ns	Total Pulse Width Negative Slack (TPWS):	0,000 ns
Number of Failing Endpoints:	63	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	751	Total Number of Endpoints:	751	Total Number of Endpoints:	412

### Figure 5.8: Post-Implementation Timing Report of Magnitude Calculation Unit

The above incompatibility problem should be solved. Magnitude Calculation Unit is found to be capable of working with 25 MHz clock. This is compatible with the system requirements. In other words, operating this module with 25MHz does not affect the real-time operation of the Power Quality monitoring system. However, if the rest of the design operates with 125 MHz clock and another clock domain exists, this may cause metastability problems. Dealing with these problems requires control mechanisms such as additional control flag signals or dual-clock memories to ensure safe data flow. These solutions will increase the resource utilization in contrast to our main objective, which is fitting in the smallest device possible. Therefore, timing problem is handled in another way. Magnitude Calculation Unit is modified to do its computation once for every power system cycle and assert control flags after 40 ns operation. In this manner, the units, which are dependent to this one, will read the output signals when they are stable. This solution is verified by operating it with other units simultaneously.

For resource utilization evaluation, post-implementation report of the supply voltage calculation version of the unit is given in Table 5.6.

#### 5.1.4 Evaluation of Event Detection Module

While the test process for this evaluation includes the behavior of Magnitude Calculation Unit, the constructed test data on MatLAB should be chosen to trigger the supply voltage dips, swells, and interruption. It is essential for this unit to assert detection flag signals as soon as it happens.

## Table 5.6: Post-Implementation Resource Utilization of MagnitudeCalculation Unit

Resource	Utilization	Available	Utilization %
LUT	1995	218600	0.91
FF	411	437200	0.09
IO	285	362	78.73
BUFG	1	32	3.12

Since this module is included in Magnitude Calculation Unit, timing and resource utilization reports are the same. Only evet flag assertions are evaluated in terms of accuracy.

To trigger interrupt flag, amplitude is adjusted to 12. Simulation result with high interrupt\_flag is shown in Figure 5.9. Output results of magnitude calculations are hexadecimal 3FF, which indicates out-of-range result.

Name	Value	0 ns .	200 ns	400 ns	600 ns .	800 ns	1,000 ns	1,200 ns	1,400
\}a dk	1								
	000	000		**				000	
∿a data_in_valid	0								
₩arst_n	1								
1 start_sim	1								
🕼 data_valid	0								
∎-₩ rms_result_full[9:0]	3ff			000		X		i a	ff
14 rms_result_full_oor	0								
Image: The second se	3ff			000		X			ff
14 rms_result_half_01_oor	1								
Image: The second se	3ff			000		X		3	ff
1 rms_result_half_10_oor	1								
₩ interrupt_flag	1								
🕼 sag_flag	0								
🕼 swell_flag	0								

Figure 5.9: Functional Simulation Result with High Interrupt Flag

To trigger sag flag, amplitude is adjusted to 212. Simulation result with high sag\_flag is shown in Figure 5.10. Output results of magnitude calculations are hexadecimal 3FF, which indicates out-of-range result.

To trigger swell flag, amplitude is adjusted to 354. Simulation result with high swell\_flag is shown in Figure 5.11. Output results of magnitude calculations are hexadecimal 3FF, which indicates out-of-range result.

Name	Value	10 ns		500 ns		1,000 ns	1,500 ns	12,000 ns	2,500 ns	3,000 ns
∖lin dk	1	<b></b>								
🗉 📲 data_in[9:0]	000	000	)						000	
🕼 data_in_valid	0									
₩ rst_n	1									
Ve start_sim	1									
🕼 data_valid	0									
🖬 📲 rms_result_full[9:0]	3ff		000						3ff	
Varms_result_full_oor	0									
Image: The second se	3ff		000		(				3ff	
Un rms_result_half_01_oor	1									
ms_result_half_10[9:0]	3ff		000						3ff	
Un rms_result_half_10_oor	1									
₩ interrupt_flag	0									
₩ sag_flag	1									
🖟 swell_flag	0									
C_SIN_TABLE_212[0:31]	0,42,82,119,150,1	0,4	2,82,11	9,150,177,1	195,	209,212,209,19	\$,177,150,119,8	2,42,0,-42,-82	,-119,-150,-17	7,-195,-209,

Figure 5.10: Functional Simulation Result with High Sag Flag



Figure 5.11: Functional Simulation Result with High Swell Flag

#### 5.1.5 Phase Angle Calculation Unit

This unit consists of two Zero Crossing Modules, a Phase Difference module, and a Phase Angle Calculation module while having dependency to Frequency Calculation unit. Each of the sub-modules are evaluated individually.

The second version of Phase Angle Calculation Unit, which is designed to calculate three phase angle, is not evaluated. Since this is only a top module consists of the first version, there is no need for functional simulation. Zero Crossing modules takes input from Multiplexer, and output data to Phase Difference module which outputs data to Phase Angle Calculation module. Therefore, test processes of these modules are different but compatible with each other. It is very important to create Multiplexer and Frequency Calculation unit behaviors while testing accuracy.

For accuracy evaluation of Phase Angle Calculation unit, two test data which are almost pure sinusoidal waveforms having phase shift are constructed on MatLAB. Data arrays for two inputs and simulation result are provided as follows:



Figure 5.12: Functional Simulation of Phase Angle Calculation Unit

input\_data\_1 = (-120, -61, 0, 61, 120, 174, 221, 260, 287, 306, 311, 306, 287, 260, 221, 174, 120, 61, 0, -61, -120, -174, -221, -260, -287, -306, -311, -306, -287, -260, -221, -174)

input\_data\_2 = (0, -61, -120, -174, -221, -260, -287, -306, -311, -306, -287, -260, -221, -174, -120, -61, 0, 61, 120, 174, 221, 260, 287, 306, 311, 306, 287, 260, 221, 174, 120, 61)

Input data array widths are 32 and the difference between negative-to-positive data transmission points is 15 samples. Therefore, phase angle result should be 360/32 \* 15 = 168.75 degrees. It is calculated 168 (hexadecimal: A8) as shown in the figure.

For timing evaluation of the unit, timing constraint for 125 MHz is applied and postimplementation timing report shows incompatibility as given in Figure 5.13.

		Hold		Pulse Width	
orst Negative Slack (WNS):	-23,079 ns	Worst Hold Slack (WHS):	<u>0,091 ns</u>	Worst Pulse Width Slack (WPWS):	<u>3,600 ns</u>
otal Negative Slack (TNS):	-172,146 ns	Total Hold Slack (THS):	0,000 ns	Total Pulse Width Negative Slack (TPWS):	0,000 ns
umber of Failing Endpoints:	9	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
tal Number of Endpoints:	247	Total Number of Endpoints:	247	Total Number of Endpoints:	138

#### Figure 5.13: Post-Implementation Timing Report of Phase Calculation Unit

Because of the same problems explained previously for Magnitude Calculation Unit, instead of designing a new algorithm or an architecture, some modifications as the one in Magnitude Calculation Unit are applied and verified operating it with other units simultaneously. Post-Implementation resource utilization of this unit is given in Table 5.7.

## Table 5.7: Post-Implementation Resource Utilization of Phase CalculationUnit

Resource	Utilization	Available	Utilization %
LUT	688	218600	0.31
FF	136	437200	0.03
DSP	1	900	0.11
IO	62	362	17.13
BUFG	1	32	3.12

#### 5.1.6 Unbalance Detection Unit

Unbalance Detection Unit receives output ports of Magnitude Calculation Unit and Phase Angle Calculation Unit. These output ports consist of data and valid signals. While this unit is evaluated for functional accuracy, these data and valid signals are controlled to simulate behavior of previous modules. Although there exist units for the supply voltage and current, they use the same algorithm. Thus, only one of them is evaluated.

The Unbalance Detection Unit outputs three flags. These flags indicate differences among phase magnitudes and phase angles as well as unbalance existence. During test procedure, input ports are chosen to trigger each scenario.

To trigger phase\_diff flag, different phase angle values are used as inputs. Valid signals are given at the same time, which is not essential to the design. Simulation result shows high value at phase\_diff and unbalance ports which are presented in Figure 5.14.

Name	Value		260 ns	280 ns .	300 ns .	320 ns .	340 ns .	360 ns .
₩a dk	0	ť						
₩ rst_n	1							
堤 rms_in_valid_1	1							
₩ rms_in_valid_2	1							
₩ rms_in_valid_3	1							
hase_1_2_valid	1							
🕼 phase_1_3_valid	1							
Un phase_2_3_valid	1							
₩ phase_diff	1							
₩ rms_diff	0							
🕼 unbalance_out	1							

Figure 5.14: Simulation Result of Different Phase Angles

To trigger rms\_diff flag, different magnitude values are used as inputs. Valid signals are adjusted. Simulation result shows high value at rms\_diff and unbalance ports which are presented in Figure 5.15.



Figure 5.15: Simulation Result of Different Magnitude

The third scenario is no existence of unbalance. To trigger this condition, the same values for three magnitude inputs and three phase angle inputs are adjusted with proper valid signals. Simulation result shows low value at phase\_diff, rms\_diff and unbalance flags as presented in Figure 5.16.



Figure 5.16: Simulation Result of Low Unbalance

The last simulation for Unbalance Detection Unit is used for timing analysis. In this test bench, valid signals are asserted at different time and output flag response time is analyzed. phase\_diff and rms\_diff flags are dependent on three inputs each. These flags are computed and asserted 2 clock-cycle delay after the last valid signal's high assertion, but there is no delay for unbalance port, it is asserted at the same clock signal with other flags. This operation is defined in Figure 5.17.

Name	Value	310 ns .	320 ns .	330 ns	340 ns	350 ns .	360 ns .	370 ns .	380 ns
₩ dk	0								
14 rst_n	1								
🙀 rms_in_valid_1	1								
Warms_in_valid_2	1								
🗤 rms_in_valid_3	1								
We phase_1_2_valid	1								
Umphase_1_3_valid	1								
Un phase_2_3_valid	1								
₩ phase_diff	1								
₩ rms_diff	1								1
14 unbalance_out	1								

Figure 5.17: Simulation Result of Flag Timings

Time constraint is adjusted to 125MHz and post-implementation timing summary report shows compatibility, as in Figure 5.18.

ιp		Hold		Pulse Width	
Worst Negative Slack (WNS):	<u>5,661 ns</u>	Worst Hold Slack (WHS):	0,174 ns	Worst Pulse Width Slack (WPWS):	<u>3,600 ns</u>
Total Negative Slack (TNS):	0,000 ns	Total Hold Slack (THS):	0,000 ns	Total Pulse Width Negative Slack (TPWS):	0,000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	68	Total Number of Endpoints:	68	Total Number of Endpoints:	75

Figure 5.18: Post-Implementation Timing Report of Unbalance Detection Unit

Post-implementation resource utilization of Unbalance Detection Unit is presented in Table 5.8.

# Table 5.8: Post-Implementation Resource Utilization of UnbalanceDetection Unit

Resource	Utilization	Available	Utilization %
LUT	43	218600	0.02
FF	74	437200	0.02
IO	68	362	18.78
BUFG	1	32	3.12

### 5.1.7 Power Calculation Unit

Power Calculation Unit receives outputs of Magnitude Calculation Unit and Phase Angle Calculation Unit. While testing accuracy of this module, output signal's behavior of these modules are used to construct the test procedure.

For functional accuracy testing, several data sets are used. Data sets, expected values and simulation results are presented. Expected values are calculated as in the equations given in Section 2.1.8.

The first data set is chosen as follows:

 $V_{rms} = 220 V$  $I_{rms} = 28 A$  $\theta = 30^{\circ}$ 

Expected power results are calculated as follows:

 $P_{exp} = V_{rms} * I_{rms} * \cos(\theta) = 220 * 28 * \cos(30) = 5334.716 W$ 

 $Q_{exp} = V_{rms} * I_{rms} * sin(\theta) = 220 * 28 * sin(30) = 3080 VAr$ 

 $S_{exp} = V_{rms} * I_{rms} = 220 * 28 = 6160 \text{ VA}$ 

Simulation results are obtained as in Figure 5.19.

Name	Value	0 ns	200 ns	400 ns		600 ns
∭a dk	0					
₩ rst_n	1					
🗤 voltage_rms_valid	1					
U current_rms_valid	1					
Umphase_v_c_valid	1					
🖬 📲 active_power[20:0]	0014d7		000000		χ	0014d7
reactive_power[20:0]	000c08		000000		Χ	000c08
🖬 📲 apparent_power[20:0]	001810		000000		Χ	001810

Figure 5.19: The First Simulation of Power Calculation Unit

 $P_{obt} = 5335 \ W$ 

 $Q_{obt} = 3080 VAr$ 

 $S_{obt} = 6160 \text{ VA}$ 

Percentage errors are calculated according to expected and obtained values as follows:

$$P_{error} = (P_{obt} - P_{exp}) / P_{obt} * 100 = (5335 - 5334.716) / 5335 * 100 = 0.00532$$

 $Q_{error} = \left(Q_{obt} - Q_{exp}\right) / \; Q_{obt} * \; 100 = \left(3080 - 3080\right) / \; 3080 \; * \; 100 = 0$ 

$$S_{error} = (S_{obt} - S_{exp}) / S_{obt} * 100 = (6160 - 6160) / 6160 * 100 = 0$$

The other tests are given in Table 5.9 and simulation results are given in order.

	Data	set		Expe	cted Valu	es
#	V	Ι	θ	Р	Q	S
2	210	42	41	6656.54	5786.44	8820
3	230	23	25	4794.37	2235.65	5290
4	225	36	15	7823.99	2096.43	8100
Dataset	Obta	ined R	esults	0	% Error	
Dataset #	Obta P	ined R Q	esults S	e P	% Error Q	S
<b>Dataset</b> # 2	<b>Obta</b> <b>P</b> 6658	<b>ined R</b> <b>Q</b> 5788	esults S 8820	<b>P</b> 0.0219	<b>6 Error</b> <b>Q</b> 0.0269	<b>S</b> 0
<b>Dataset</b> # 2 3	<b>Obta</b> <b>P</b> 6658 4794	ined R Q 5788 2236	esults S 8820 5290	<b>P</b> 0.0219 -0.0077	<b>6 Error</b> <b>Q</b> 0.0269 0.0156	<b>S</b> 0 0

Table 5.9: Power Calculation Unit Experimental Results

Name	Value	0 ns	200 ns .	400 ns		600 ns
ી∰ dk	0		unnnnnnnn	nnnnnnn		
₩arst_n	1					
Unitage_rms_valid	1					
Ut current_rms_valid	1					
hase_v_c_valid	1					
🖬 📲 active_power[20:0]	001a02		000000		$\langle$	001a02
<pre>metive_power[20:0]</pre>	00169c		000000			00169c
🖭 📲 apparent_power[20:0]	002274		000000			002274

Figure 5.20: The Second Simulation of Power Calculation Unit

Name	Value	0 ns	200 ns .		400 ns		600 ns
We dk	0		แก่กกกกกกกกกกก	nninninn			
₩arst_n	1						
🖟 voltage_rms_valid	1						
🗤 current_rms_valid	1						
🐚 phase_v_c_valid	1						
	0012ba		000000			X	0012ba
🖬 📲 reactive_power[20:0]	0008bc		000000			χ	0008Ъс
🖬 📲 apparent_power[20:0]	0014aa	(	000000			χ	0014aa

Figure 5.21: The Third Simulation of Power Calculation Unit

Time constraint for 125MHz is applied and post-implementation timing summary report shows compatibility, as given in Figure 5.23.

Name	Value	10 ns	200 ns .		400 ns		600 ns
\le dk	0	กก่อกก่อกก่อก่อกก่อกก่อกก่อก		inninninni	nanananan		
₩ rst_n	1						
We voltage_rms_valid	1						
U current_rms_valid	1						
U phase_v_c_valid	1						
🖬 📲 active_power[20:0]	001e8f	<	000000			×	001e8f
🖬 📲 reactive_power[20:0]	000830	(	000000			×	000830
🖬 📲 apparent_power[20:0]	001fa4	k	000000			χ	001fa4

Figure 5.22: The Fourth Simulation of Power Calculation Unit

Design Timing Summary						
Setup		Hold		Pulse Width		^
Worst Negative Slack (WNS):	<u>3,487 ns</u>	Worst Hold Slack (WHS):	<u>0,143 ns</u>	Worst Pulse Width Slack (WPWS):	<u>3,600 ns</u>	
Total Negative Slack (TNS):	0,000 ns	Total Hold Slack (THS):	0,000 ns	Total Pulse Width Negative Slack (TPWS):	0,000 ns	
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	
Total Number of Endpoints:	390	Total Number of Endpoints:	390	Total Number of Endpoints:	201	
All user specified timing const	raints are	met.				~

Figure 5.23: Post-Implementation Timing Report of Power Calculation Unit

Implemented design resource utilization is given in the following table for one channel.

# Table 5.10: Post-Implementation Resource Utilization of Power CalculationUnit

Resource	Utilization	Available	Utilization %
LUT	216	218600	0.10
FF	200	437200	0.05
DSP	3	900	0.33
IO	98	362	27.07
BUFG	1	32	3.12

#### 5.1.8 Parameter Calculation Unit

This unit responsible for calculation of underdeviation, overdeviation and crest factor parameters. Underdeviation and overdeviation are calculated in one module and crest factor is the result of another one. Therefore, these modules are evaluated separately.

For accuracy evaluation of underdeviation and overdeviation parameters, 10 values suitable for being magnitude result of the supply voltage are chosen. These values are given in the following array.

data\_array = (220, 230, 210, 205, 245, 223, 222, 221, 220, 218)

RMS result of this array, which is 200 ms aggregation of the magnitude of the supply voltage, is calculated as 221.6366. For a constant  $U_{din} = 220V$ , underdeviation and overdeviation parameters are calculated according to the following equations.

The overdeviation is defined as follows [14]:

- If  $U_{rms-200ms,i} < U_{din}$  then  $U_{rms-over,i} = U_{din}$
- If  $U_{rms-200ms,i} \ge U_{din}$  then  $U_{rms-over,i} = U_{rms-200ms,i}$

The underdeviation is defined as follows [14]:

- If  $U_{rms-200ms,i} > U_{din}$  then  $U_{rms-under,i} = U_{din}$
- If  $U_{rms-200ms,i} \le U_{din}$  then  $U_{rms-under,i} = U_{rms-200ms,i}$

#### where

#### Urms-200ms,i: 200 ms aggregated RMS result

Udin : Declared supply voltage by a transducer ratio

Urms-over,i: Overdeviation result

Urms-under, i: Underdeviation result

From these equations, expected result of the parameters are;

 $U_{rms-over,i} = U_{rms-200ms,i} = 221.6366$ 

 $U_{rms\text{-under},i}\,{=}\,U_{din}\,{=}\,220$ 

Experimental results are obtained as shown in Figure 5.24.

 $U_{rms-over,i} = 222$  (hexadecimal DE)

 $U_{rms-under,i} = 220$  (hexadecimal DC)



Figure 5.24: Simulation of Underdeviation and Overdeviation Calculation

Percentage error for underdeviation is 0 but, overdeviation is calculated as follows (exp: expected, obt: obtained):

$$U_{error} = (U_{obt} - U_{exp}) / U_{obt} * 100 = (222 - 221.6366) / 222 * 100 = 0.164 \%$$

For timing evaluation, time constraint for 125MHz is applied and post-implementation timing summary report shows incompatibility as shown in Figure 5.25. Parameter calculation unit encapsulates the Magnitude Calculation Unit which has the timing problem as described previously. The solution is explained in Magnitude Calculation Unit.

up		Hold		Pulse Width	
Worst Negative Slack (WNS):	-23,748 ns	Worst Hold Slack (WHS):	<u>0, 104 ns</u>	Worst Pulse Width Slack (WPWS):	<u>3,600 ns</u>
Total Negative Slack (TNS):	-289,473 ns	Total Hold Slack (THS):	0,000 ns	Total Pulse Width Negative Slack (TPWS):	0,000 ns
Number of Failing Endpoints:	21	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	640	Total Number of Endpoints:	640	Total Number of Endpoints:	353

Figure 5.25: Post-Implementation Timing Report of Underdeviation and Overdeviation Calculation

For resource utilization evaluation, post-implementation design result is provided in Table 5.11.

Table 5.11: Post-Implementation Resource Utilization of Underdeviationand Overdeviation Calculation

Resource	Utilization	Available	Utilization %
LUT	785	218600	0.36
FF	352	437200	0.08
IO	44	362	12.15
BUFG	1	32	3.12

LUT resource utilization exceeds expectations because of defining FIFO, which is used for storing RMS results, behaviorally, not by using an IP Core.

For accuracy evaluation of crest factor parameter calculation, data array consists of 32 values is applied for detection of  $V_{max}$  and  $V_{rms}$  result is asserted with valid flag, since these the behavior of previous modules.

data\_array = (-120, -61, 0, 61, 120, 174, 221, 260, 287, 306, 311, 306, 287, 260, 221, 174, 120, 61, 0, -61, -120, -174, -221, -260, -287, -306, -311, -306, -287, -260, -221, -174)

 $V_{rms} = 220\,$ 

V<sub>max</sub> of the data array is 311. Thus, crest factor is expected as follows:

 $crest_factor = V_{max} / V_{rms} = 311 / 220 = 1.4136$ 



Figure 5.26: Simulation of Crest Factor Calculation

Crest factor parameter is obtained as 1447 (hexadecimal 5A7) as shown in Figure 5.26. As was mentioned previously, this result is calculated by multiplying crest factor by 1024. Thus, obtained crest factor is 1447 / 1024 = 1.4131.

Percentage error is calculated as follows (exp: expected, obt: obtained):

$$%CF_{error} = (CF_{obt} - CF_{exp}) / CF_{obt} * 100 = (1.4131 - 1.4136) / 1.4131 * 100 = -0.0354$$

For timing analysis, time constraint for 125MHz is applied and post-implementation timing summary report shows incompatibility as shown in Figure 5.27. Instead of defining another time domain which may result in metastability problems, the solution which is the one used for the Magnitude Calculation Unit is applied and confirmed by functionally simulating the units simultaneously.

etup	Hold		Pulse Width	
Worst Negative Slack (WNS): -9,85	6 ns Worst Hold Sla	ck (WHS): 0,173 ns	Worst Pulse Width Slack (WPWS):	<u>3,650 ns</u>
Total Negative Slack (TNS): -59,8	68 ns Total Hold Slac	k (THS): 0,000 ns	Total Pulse Width Negative Slack (TPWS):	0,000 ns
Number of Failing Endpoints: 12	Number of Fail	ng Endpoints: 0	Number of Failing Endpoints:	0
Total Number of Endpoints: 125	Total Number of	of Endpoints: 125	Total Number of Endpoints:	66

Figure 5.27: Post-Implementation Timing Report of Crest Factor Calculation

Resource utilization report of the implemented design is shown in Table 5.12.

Resource	Utilization	Available	Utilization %
LUT	297	218600	0.14
FF	65	437200	0.01
IO	51	362	14.09
BUFG	1	32	3.12

## Table 5.12: Post-Implementation Resource Utilization of Crest Factor Calculation

As a summary, all of the units are capable of operating using 125MHz clock. Some of them which are using division are not compatible with the specified timing constraint. This is resolved by using delayed valid signals for next modules. In this way, only data flow from or to these modules is slowed down.

#### 5.2 Evaluation of the Overall System

The system is capable of measuring and/or calculating standard-defined power quality parameters for 48 channels. The implemented overall design uses time multiplexing. Thus, the implemented circuit is reserved for one channel for about 16544 ns, which was calculated in Section 4.1.2.2. Each sub-system outputs the results for each channel. These results could be stored in BRAMs and read for functional verification. This is not included within the scope of this thesis. Defined outputs as well as input ports and their bit-lengths are shown in Figure 5.28 for clarification. In this figure, some abbreviations are needed to be explained as follows:

- wr\_clk is the clock to write into FIFOs.
- rst and rst\_n are the resets for the system.
- source\_id indicates which channel currently using the circuit.
- din\_fifo ports are used to give input data to the system.
- wr\_en ports are used for enabling writing into FIFOs.
- \_v1, \_v2, \_v3 suffixes indicate 3 channels of the selected voltage feeder for simulation.

 \_c7, \_c8, \_c9 suffixes indicate 3 channels of the selected current feeder for simulation.



Figure 5.28: Top Module Input and Output Ports

ADC and SPI (Serial Peripheral Interface) blocks in Figure 5.29 are not implemented. The input test data, which is used during the overall system evaluation process, should be act as the output of the SPI block.



Figure 5.29: The Overall System Block Design

For accuracy evaluation of the overall design, the test data is composed of a pure sinusoidal waveform with its harmonics with smaller magnitudes and randomly produced noise data. Constructed signals on MatLAB are given in Figure 5.30 for voltage and in Figure 5.31 for current. These are for the two channels of two feeders. The test data of the other channels are similar to these ones except for phase angle.

To be able to implement the system, the result of only one channel's results are included in simulations because of the number of GPIO ports. For numerical results, percentage errors are calculated.

The simulation result of the overall design is provided as an overview in Figure 5.32. For functional evaluation of the system, each parameter result is interpreted individually by magnifying related part in the overall design simulation overview.



Figure 5.30: Current Test Data for Overall System Evaluation



Figure 5.31: Voltage Test Data for Overall System Evaluation

łame	Value	0 us	50 us	100 us	150 us	200 us	250 us	300 us
14 w_en_v2	1	-	-		-	-	-	-
14 wr en v3	1							
🕷 crest_factor_valid_v1_port	0							
💘 arest_factor_x1024_v1_port[19:0]	005ec	X 00000 X				005ec		
14 data_valid_7_c7_rms	0							
💘 data_valid_freq_1_port	0							
1k data_valid_v1	0							
1k deviation_results_valid_v1_port	0							
💘 fft_data_im_sim[9:0]	000	000 000	000	000 000	000 000	000	000	000
🏘 fft_data_re_sim[9:0]	000	000 000	000	000 000	000 000	000	000	000 000
🗮 freq_result_1_port[20:0]	000400	( 000000 X				000400		
14 interrupt_flag_v1	1							
👯   pf_data_out_1_port[9:0]	000	000				000		
🐚 lpf_data_valid_1_port	0							
🏘 overdeviation_v1_port[9:0]	0e9	X 000				0e9		
🏘 phase_angle_v1_c7_port[8:0]	04c		000		×		04c	
1k phase_angle_valid_v1_c7_port	0							
14 phase_diff_c7_c8_c9_port	0							
14 phase_diff_v1_v2_v3_port	0							
📲 q_im[19:0]	fffda	00000 00000	00000	00000 000000	00000 00000	00000	00000 00000	00000
📷 q_re[19:0]	fffca	00000	00000	00000	00000	00000	00000	00000
\\\# rms diff c7 c8 c9 port	0							
The rms diff v1 v2 v3 port	0							
• = = = = = = = = = = = = = = = = = = =	_ 01P		UUU				010	
	0 		000				840	
ag must escure fail our vi								
		) 						
	069 -					Ue9		
k rms_result_hait_01_oor_v1	0							
📲 rms_result_half_01_v1[9:0]	0e8	X 000				0e8		
1ks rms_result_half_10_oor_v1	0							
📲 rms_result_half_10_v1[9:0]	0ea	X 000				0ea		
li∦ rst_for_fft_sim	0							
T& sag_flag_v1	0							
🔩 source_id[5:0]	10		02 \ 03 \	04 X 05 X	06 X 07 X	0 / 00 / 80	a X 0b X 0	5 X 0d
Tel swell flag_v1	0							
1k unbalance_out_c7_c8_c9_port	0							
14 unbalance_out_v1_v2_v3_port	0							
🔩 underdeviation_v1_port[9:0]	Odc	X 000 X				Odc		
💐 active_power_c7_port[20:0]	00025f		000000		X		00025£	
💐 reactive_power_c7_port[20:0]	001b32		000000				001b32	
📲 apparent_power_c7_port[20:0]	00 1b4e		000000		×		001b4e	
👹 fifo_data_1024_v1[0:1023]	-53,-39,-25,-13,0,13,25,39,53	-53,-39,-25,-13,0,13,25	,39,53,64,74,88,99,111,1	24,134,146,158,168,181,19	0,200,211,221,230,239,24	19,257,264,270,278,286,29	2,300,303,310,315,318,32	4,327,331,332,336
🐝 fifo data 1024 v2[0:1023]	243, 243, 245, 245, 244, 243, 243	243.243.245.245.244.243	243.243.244.242.241.242	242.242.241.242.240.240	240.238.237.237.236.234	235.233.234.233.231.231.	229.229.228.226.223.223.	222.219.219.218.2
📷 fifo_data_1024_v3[0:1023]	-242,-242,-241,-242,-244,-243	-242,-242,-241,-242,-24	4,-243,-243,-243,-244,-2	15,-245,-243,-243,-243,-2	45,-245,-245,-245,-246,	246,-244,-244,-246,	-243,-244,-247,-246,-247	-245,-247,-248,-
🐝 fifo_data_1024_c1[0:1023]	-40,-41,-41,-40,-39,-38,-37,-3	(-40,-41,-41,-39,-38	,-37,-37,-37,-36,-36,-36	-37,-36,-35,-35,-32,-34]	-33,-33,-33,-33,-33,-32,	+32,-32,-30,-30,-31,-32,	-31,-31,-31,-31,-29,-30,	-31,-30,-30,-29,-

Figure 5.32: Overall System Simulation Overview

Harmonic Calculation Unit result is evaluated in the same way as was explained in sub-system evaluation section. Results are compared with MatLAB results and are presented in Table 5.13. Obtained results are also shown in the following figure as a graph.

Harmonics	Expected Amplitude	MatLAB Result	FPGA Result	FPGA Result Amplitude	% Error
1	310	158760	156806	306.26	-1.22
2	31	15860	15709	30.68	-1.04
3	37.2	18940	18908	36.93	-0.73
4	46.5	23590	23545	45.98	-1.13
5	62	31710	32043	62.58	0.93
6	43.4	22010	22299	43.55	0.34
7	27.9	13790	13975	27.29	-2.24
8	24.8	12310	12707	24.82	0.08
9	34.1	17410	17947	35.05	2.68
10	15.5	7690	7861	15.35	-0.98

Table 5.13: Overall System Harmonic Result Comparison



Figure 5.33: Overall System Harmonic Result Graph
Power frequency is measured as 1024 (hexadecimal: 400) and is shown in Figure 5.34. The expected result is 1024. Percentage error is 0.

U deviation_results_valid_v1_port	0	
⊡ 📲 fft_data_im_sim[9:0]	000	000
🗷 📲 fft_data_re_sim[9:0]	000	000
🛛 📲 freq_result_1_port[20:0]	000400	000000
🕼 interrupt_flag_v1	1	
In the second seco	000	000
Use lpf_data_valid_1_port	0	

## Figure 5.34: Overall System Power Frequency Result

Magnitude Calculation Unit result is given in Figure 5.35 for voltage and in Figure 5.36 for current. Expected results for both the supply voltage and current are calculated on MatLAB and compared with the obtained results. Results and percentage error are provided below (exp: expected, obt: obtained):

 $Vrms_{exp} = 233.4240 V$ 

 $Irms_{exp} = 30.0013 \text{ A}$ 

 $Vrms_{obt} = 233 V$  (hexadecimal: E9)

 $Irms_{obt} = 30 A$  (hexadecimal: 1E)

% Error (Voltage) = (233 – 233.4240) / 233 \* 100 = -0.18197

% Error (Current) = (30 – 30.0013) / 30 \* 100 = -0.00433

₩ rms_result_full_oor_v1	0			
a ms_result_full_v1[9:0]	0e9	000		
Tms_result_half_01_oor_v1	0			
a 📲 rms_result_half_01_v1[9:0]	0e8	000		
🕼 rms_result_half_10_oor_v1	0			
a 📲 rms_result_half_10_v1[9:0]	0ea	000	(	
🕼 rst_for_fft_sim	0			

Figure 5.35: Overall Magnitude Calculation Voltage Result

# rms_diff_c/_c8_c9_port	0		
Umms_diff_v1_v2_v3_port	0		
means_result_full_7_c7[9:0]	01e	000	
u data_valid_7_c7_rms	0		
Us rms_result_full_oor_7_c7	0		
Warms_result_full_oor_v1	0		

### Figure 5.36: Overall Magnitude Calculation Current Result

Phase angle calculation depends on the transition from negative to positive values and its index in test data array. Transition index is 4 for voltage and 222 for current. Thus, the expected result is calculated as follows:

 $\varphi = (222 - 4) * 360 / 1024 = 76.641^{\circ}$ 

Obtained result is 76<sup>o</sup> (hexadecimal: 4C) as shown in Figure 5.37. Percentage error is calculated as follows:

% Error = (76 – 76.641) / 85 \* 100 = 0.8434 %

⅓ lpf_data_valid_1_port	0	
<pre> were and the second seco</pre>	0e9	000
🖬 📲 phase_angle_v1_c7_port[8:0]	04c	
1/2 phase_angle_valid_v1_c7_port	0	
<pre>Image: phase_diff_c7_c8_c9_port</pre>	0	

Figure 5.37: Overall Phase Angle Calculation Result

Unbalance detection result is shown in Figure 5.38. Short duration high result on rms\_diff flag is caused by calculation of magnitudes at different times. As soon as three magnitude results are ready, unbalance flag is asserted low as shown in Figure 5.39. This result is obtained from a different simulation with a different set of output ports for a closer look to Unbalance Detection Unit.

Werst for fft sim	0						1						-					
We sag_flag_v1	0				-				_								-	
III - Million source_id[5:0]	07	00	X	01	χ	02	X	03	X	04	0	$\sim$	06 X	07	<u>х</u>	08	X	09
liang_v1	0																	
hase_diff_c7_c8_c9_port	0																	
₩ rms_diff_c7_c8_c9_port	0																	
1 unbalance_out_c7_c8_c9_port	0																	
<pre>We phase_diff_v1_v2_v3_port</pre>	0																	
\limits_diff_v1_v2_v3_port	0																	
₩ unbalance_out_v1_v2_v3_port	0																	
underdeviation_v1_port[9:0]	0dc	000	)	$\langle$													ldc	

Figure 5.38: Overall Unbalance Detection Result



Figure 5.39: Overall Unbalance Detection Result Individual Test

Power calculation results are presented in Figure 5.40. Expected results are calculated with obtained phase angle to only evaluate this unit's functionality. Results and percentage errors are provided below (exp: expected, obt: obtained):

 $P_{exp} = 230 * 30 * \cos(85^{\circ}) = 601.3746 \text{ W}$ 

 $Q_{exp} = 230 * 30 * \sin(85^{\circ}) = 6873.7434 \text{ VAr}$ 

 $S_{exp} = 230 * 30 = 6900 \text{ VA}$ 

Obtained results from simulation are as follows:

 $P_{obt} = 607 \text{ W}$  (hexadecimal: 25F)

 $Q_{obt} = 6962 \text{ VAr}$  (hexadecimal: 1B32)

 $S_{obt} = 6990 \text{ VA} \text{ (hexadecimal: 1B4E)}$ 

% Error (P) = (607 - 601.3746) / 607 \* 100 = 0.92675 %

% Error (Q) = (6962 – 6873.7434) / 6962 \* 100 = 1.26769 %

% Error (S) = (6990 – 6900) / 6990 \* 100 = 1.2875 %

active_power_c7_port[20:0]	00025f	
reactive_power_c7_port[20:0]	001b32	
apparent_power_c7_port[20:0]	001b4e	

Figure 5.40: Overall Power Calculation Result

Parameter Calculation Unit underdeviation and overdeviation results are given in Figure 5.41 and crest factor result is presented in Figure 5.42. Magnitude calculation valid signal is asserted high during more than 10 cycles to trigger 200ms aggregated calculation of underdeviation and overdeviation. For expected results, obtained Vrms result is used to only evaluate this unit's functionality.

For a constant  $U_{din} = 220$  V, the expected underdeviation result should be  $U_{din}$  and the overdeviation result should be Vrms. The obtained results for these parameters confirm functionality.

Underdeviation = 220 (hexadecimal: DC)

Overdeviation = 233 (hexadecimal: E9)

@ms_um_v1_v2_v3_port	0					
Unbalance_out_v1_v2_v3_port	0					
underdeviation_v1_port[9:0]	0dc		000		х	
🖬 📲 overdeviation_v1_port[9:0]	0e9	-	000		хF	
le deviation_results_valid_v1_port	1					
🖬 📲 active_power_c7_port[20:0]	000000				T	
reactive power c7 port[20:0]	000000					

### Figure 5.41: Overall Underdeviation and Overdeviation Result

The expected result of crest factor is as follows:

 $V_{max} = 344 V$ 

CFexp = 344 / 233 = 1.47639

The obtained result of crest factor multiplied with 1024 is as follows:

 $CF_{obt} = 1516$  (hexadecimal: 5EC) / 1024 = 1.48047

Percentage error is calculated as;

% Error = (1.48047 - 1.47639) / 1.48047 \* 100 = 0.275588 %



Figure 5.42: Overall Crest Factor Result

All of the obtained results as well as calculated percentage errors are presented in Table 5.14 for an overview.

Parameter	Measured / Calculated	% Error
Harmonics (1)	156806	-1.22
Harmonics (2)	15709	-1.04
Harmonics (3)	18908	-0.73
Harmonics (4)	23545	-1.13
Harmonics (5)	32043	0.93
Harmonics (6)	22299	0.34
Harmonics (7)	13975	-2.24
Harmonics (8)	12707	0.08
Harmonics (9)	17947	2.68
Harmonics (10)	7861	-0.98
Frequency	50	0
Voltage Magnitude	233	-0,18
Current Magnitude	30	-0,01
Phase Angle	76	0.84
Unbalance	Detected	0
Active Power	607	0.93
<b>Reactive Power</b>	6962	1.27
Apparent Power	6990	1.29
Underdeviation	220	0
Overdeviation	233	0
Crest Factor	1.48047	0.28

# Table 5.14: Overview of the Obtained Results

For timing evaluation, 125MHz timing constraint is applied and post-implementation timing summary report shows compatibility as in Figure 5.43. Operating frequency result is given in Figure 5.44.

up		Hold		Pulse Width	
Worst Negative Slack (WNS):	<u>0,330 ns</u>	Worst Hold Slack (WHS):	<u>0,033 ns</u>	Worst Pulse Width Slack (WPWS):	<u>3,232 ns</u>
Total Negative Slack (TNS):	0,000 ns	Total Hold Slack (THS):	0,000 ns	Total Pulse Width Negative Slack (TPWS):	0,000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	26621	Total Number of Endpoints:	26621	Total Number of Endpoints:	14991

Figure 5.43: Overall Post-Implementation Timing Report



Figure 5.44: Overall Operating Frequency

For resource evaluation, post-implementation resource utilization report for 48 channels is provided in Table 5.15. In this report, IO utilization should not be taken into account. This is caused by simulating two channels by setting their unit results as output ports as was mentioned at the beginning of this section.

Table 5.15: Overall Post-Implementation Resource Utilization

Resource	Utilization	Available	Utilization %
LUT	33631	218600	15.38
LUTRAM	396	70400	0.56
FF	14331	437200	3.28
BRAM	52.50	545	9.63
DSP	46	900	5.11
IO	342	362	94.48
BUFG	3	32	9.38

Post-implementation power report is shown in Figure 5.45. Also, Post-Implementation device view is given in Figure 5.46 to display routing resources.



Figure 5.45: Overall Post-Implementation Power Report



Figure 5.46: Overall Post-Implementation Device View

### **CHAPTER VI**

### **CONCLUSION AND FUTURE WORK**

In this thesis, a real-time, high-performance, low cost architecture which is suitable for being the processor unit of a power quality monitoring system is designed and implemented on FPGA. Standard-defined power quality parameters are measured and/or calculated. These sub-systems and overall system architectures are tested individually using synthetic data constructed on MatLAB. The architecture is evaluated in terms of accuracy, timing requirements and resource utilization.

One of the main objectives of this study is to fit the circuit in the smallest FPGA possible. After getting post-implementation resource utilization result of the overall design for Zynq 706 Evaluation Board, smaller FPGAs are searched. The same design is synthesized for XC7Z015CLG485, which is currently 130\$ [35]. Post-synthesis design resource utilization is shown in Figure 6.1.



Figure 6.1: Post-Synthesis Resource Utilization for XC7Z015

IO utilization is trivial for this implementation. The synthesized design is the one used for implementing on Zynq 706 for comparison. Implementing BRAMs for storage and then reading results in order are the solution for this utilization problem.

Operating frequency for this synthesis is obtained as 66.66MHz, which is more than enough for our time-multiplexed architecture. Harmonic Calculation Unit sets the upper bound for timing. Total computation time for this clock frequency is calculated as: 48 \* (1034 + 1024) \* 15 ns = 1481760 ns and this is not exceeding real-time operation requirement.

Developed system is not capable of aggregating the calculated results as defined in IEC 61000-4-30. Power quality parameters are measured and/or calculated in every cycle of the power system. For future work, results of the parameters could be aggregated on ARM side on the Zynq device. In this way, floating point computations could easily be done and data loss would not be too much in comparison to FPGA.

#### REFERENCES

- [1] Ö. Salor, M. Ermiş and et al. "Mobile Monitoring System to Take PQ Snapshots of Turkish Electricity Transmission System", Instrumentation and Measurement Technology Conference IMTC, pages 1-6, 2007.
- [2] Ö. Salor, M. Ermiş and et al. "Mobile Monitoring System to Take Nationwide PQ Measurements on Electrcity Tranmission Systems", Measurement, vol. 42, pages 501-515, 2009.
- [3] Ö. Salor, M. Ermiş and et al. "An Extensible Database Architecture for Nationwide Power Quality Monitoring", Electrical Power and Energy Systems, vol.32, pages 559-570, 2010.
- [4] Ö. Salor, M. Ermiş and et al. "Electrical Power Quality of Iron and Steel Industry in Turkey", IEEE Industry Applications Annual Meeting, pages 404-423, 2007.
- [5] N. Köse, Ö. Salor, K. Leblebicioğlu, "Kalman Filtering Based Approach for Light Flicker Evaluation for Power Systems, IET Generation, Transmission & Distribution, pages 57-69, 2010.
- [6] Ö. Salor, M. Ermiş and et al. "Nationwide Real-Time Monitoring System for Electrical Quantities and Power Quality of the Electricity Transmission System", IET Generation, Transmission & Distribution, pages 540-550, 2011.
- [7] Ö. Salor, M. Ermiş and et al. "Assessment of Extensive Countrywide Electrical Power Quality Measurements Through a Database Architecture", Electrical Engineering, pages 1-19, 2013.
- [8] E. Terciyanlı, M. Ermiş and et al. "Enhanced Nationwide Wind-Electric Power Monitoring and Forecast System", IEEE Transactions on Industrial Informatics, vol. 10, no. 2, pages 1171 - 1184, 2014.
- [9] T. Atalık, M. Ermiş and et al. "Multipurpose Platform for Power System Monitoring and Analysis With Sample Grid Applications", IEEE Transactions on Instrumentation and Measurement, vol. 63, no. 3, pages 566 - 582, 2014.
- [10] Ö. Yazlık, "Design and Development of a Simple Power Quality Monitor for Low Voltage Distribution System", M.S Thesis in Middle East Technical University, 2014.

- [11] Math H.J. Bollen, Irene Y.H. Gu, "Signal Processing of Power Quality Disturbances", John Wiley Sons, Inc, 111 River Street, Hoboken, 2006.
- [12] R.K. Rajput, "Alternating Current Machines", 1st ed.; Firewall Media: New Delhi, India, 2002; p. 435.
- [13] J. Nömm, S.K. Rönnberg, M.H.J. Bollen, "An Analysis of Frequency Variations and Its Implications on Connected Equipment for a Nanogrid During Islanded Operation", Energies, 11, 2456, 2018.
- [14] Testing and Measurement Techniques Power Quality Measurement Methods. Edition 2.0. IEC 61000-4-30 Standard, 2008-10.
- [15] https://www.info4eee.com/2017/04/power-quality-introduction.html, Accessed July 2019.
- [16] I.N. Silva, D.H. Spatti and et al. "Recognition of Disturbances Related to Electric Power Quality Using MLP Networks", Artificial Neural Networks, pages 241-246, 2016.
- [17] R.K. Rojin, "A Review of Power Quality Problems and Solutions in Electrical Power System", IJAREEIE, vol. 2, issue 11, 2013.
- [18] http://www.hersheyenergy.com/harmonics.html, Accessed July 2019.
- [19] Electromagnetic Compatibility Testing and measurement techniques General Guide on Harmonics and Interharmonics Measurements and Instrumentation, for Power Supply Systems and Equipment Connected thereto, IEC 61000-4-7 Standard, 2002.
- [20] https://www.energymanagermagazine.co.uk/power-quality-issues-part-4-voltage-imbalance, Accessed July 2019.
- [21] Ö. Yıldırım, B. Erişti and et al. "FPGA Tabanlı Bir Güç Kalitesi İzleme Sistemi", Signal Processing and Communications Applications Conference, pages 1292-1295, 2015.
- [22] K.V. Parimala and et al. "FPGA Based Power Quality Monitoring Using FFT Method for Single Phase Power Metering", International Conference on Emerging Technological Trends, pages 1-6, 2016.
- [23] Ö. Yıldırım, B. Erişti and et al. "An Online Electric Power Quality Disturbance Detection System", 51st International Universities Power Engineering Conference (UPEC), pages 1-5, 2016..
- [24] P. Pakonen, B.A. Siddiqui, "A Novel Concept of Secondary Substation

Monitoring: Possibilities and Challenges", IEEE Innovative Smart Grid Technologies, pages 1225-1230, 2016.

- [25] S. Vaas, D. Fey and et al. "An Application-specific Instruction Set Processor for Power Quality Monitoring", IEEE International Parallel and Distributed Processing Symposium Workshops, pages 181-188, 2016.
- [26] G.J. Matinerz-Figueroa and et al. "FPGA-Based Smart Sensor for Detection and Classification of Power Quality Disturbances Using Higher Order Statistics", IEEE Access, vol. 5, pages 14259 - 14274, 2017.
- [27] L. Morales-Velazquez and et al. "Smart Sensor Network for Power Quality Monitoring in Electrical Installations", Measurement, pages 133-142, 2017.
- [28] Ö. Yıldırım, B. Erişti and et al. "FPGA-Based Online Power Quality Monitoring System for Electrical Distribution Network", Measurement, vol. 121, pages 109-121, 2018.
- [29] Cooley J W, Tukey J W, "An Algorithm for the Machine Calculation of Complex Fourier Series", Math. Comput., vol. no. 5, pages 87-109, 1965.
- [30] L.R. Rabiner, B. Gold, "Theory and Application of Digital Signal Processing," Prentice-Hall, 1975.
- [31] E. H. Wold, A. M. Despain, "Pipeline and Parallel-pipeline FFT Processors for VLSI Implementation," IEEE TransComputers, C-33(5), pages 414-426, 1984.
- [32] A. M. Despain, "Fourier Transform Computer Using CORDIC Iterations", IEEE Trans. Computers, C-23(10), pages 993-1001, 1974.
- [33] Vladimir Stojanovic, Course Materials for 6.973 Communication System Design, Spring 2006. MIT OpenCourseWare (http://ocw.mit.edu/), Massachusetts Institute of Technology.
- [34] S. Singh, J. Kedia and et al. "Comparison of Pipelined FFT Architectures", International Journal For Technological Research In Engineering, vol. 2, issue 11, 2015.
- [35] https://www.digikey.com, Accessed September 2019.