DEVELOPMENT OF K BAND MICROSTRIP PATCH ANTENNA ARRAY
FOR TRAFFIC RADAR

A THESIS SUBMITTED TO
THE GRADUATE SCHOOL OF NATURAL AND APPLIED SCIENCES
OF
MIDDLE EAST TECHNICAL UNIVERSITY

BY

ASLI EDA AYDEMIR

IN PARTIAL FULFILLMENT OF THE REQUIREMENTS
FOR
THE DEGREE OF MASTER OF SCIENCE
IN
ELECTRICAL AND ELECTRONICS ENGINEERING

NOVEMBER 2017
Approval of the thesis:

DEVELOPMENT OF K BAND MICROSTRIP PATCH ANTENNA ARRAY FOR TRAFFIC RADARS

submitted by ASLI EDA AYDEMIR in partial fulfillment of the requirements for the degree of Master of Science in Electrical and Electronics Engineering Department, Middle East Technical University by,

Prof. Dr. Gülbin Dural Ünver
Dean, Graduate School of Natural and Applied Sciences

Prof. Dr. Tolga Çiloğlu
Head of Department, Electrical and Electronics Engineering

Prof. Dr. Özlem Aydin Çivi
Supervisor, Electrical and Electronics Eng. Dept., METU

Examiner Committee Members:

Prof. Dr. Sencer Koç
Electrical and Electronics Engineering Department, METU

Prof. Dr. Özlem Aydin Çivi
Electrical and Electronics Engineering Department, METU

Assoc. Prof. Dr. Lale Alatan
Electrical and Electronics Engineering Department, METU

Assoc. Prof. Dr. Özgür Ergül
Electrical and Electronics Engineering Department, METU

Prof. Dr. Birsen Saka
Electrical and Electronics Eng. Dept., Hacettepe University

Date: 13.11.2017
I hereby declare that all information in this document has been obtained and presented in accordance with academic rules and ethical conduct. I also declare that, as required by these rules and conduct, I have fully cited and referenced all material and results that are not original to this work.

Name, Last Name: ASLI EDA AYDEMIR

Signature: 

iv
ABSTRACT

DEVELOPMENT OF K BAND MICROSTRIP PATCH ANTENNA ARRAY
FOR TRAFFIC RADARS

Aydemir, Aslı Eda
M.S., Department of Electrical and Electronics Engineering
Supervisor : Prof. Dr. Özlem Aydın Çivi

November 2017, 56 pages

In this thesis work, two microstrip patch antenna arrays are designed for the traffic radar applications. Both of them operate at the 24.125 GHz with 250 MHz bandwidth. Two different series feed networks are used, namely shunt connected series feed network and in line coupled series feed network.

The one with shunt connected series feed network is manufactured and measured to make comparisons with the simulation results. It is observed that simulation and measurement results are very similar. 7 degree beamwidth is achieved in both azimuth and elevation planes as well as less than -14 dB side lobe levels in the radiation patterns.

In the second design, 30 degree and 12 degree beamwidths are achieved for azimuth and elevation planes, respectively. While the side lobe level of the azimuth plane is smaller than -15 dB; in the elevation plane, the side lobe level could only be minimized down to -13 dB due to the existence of delay sections.
Keywords: Microstrip Patch Antenna Array, Shunt Connected Series Feed Network, In Line Coupled Series Feed Network, K Band Antenna Applications
ÖZ

TRAFİK RADARLARI İÇİN K BANDDA MİKROŞERİT YAMA ANTEN DİZİLERİ GELİŞTİRİLMESİ

Aydemir, Aslı Eda
Yüksek Lisans, Elektrik ve Elektronik Mühendisliği Bölümü
Tez Yöneticisi : Prof. Dr. Özlem Aydınlı Çivi

Kasım 2017, 56 sayfa

Bu tez çalışmasında trafik radarlarında kullanmak üzere iki mikroşerit yama anten dizisi tasarlanmıştır. İkisi de 24.125 GHz’de 250 MHz bant genişliği ile çalışmaktadır. İki farklı seri besleme tipi kullanılmıştır, biri paralel bağlı seri besleme tekniği, diğeri ise seri bağlantılı besleme yapısına sahiptir.

Paralel bağlı seri besleme tekniği kullanılan dizi üretilmiş ve ölçümleri yapılmıştır. Ölçümler ve simulasyon çok benzer sonuçlar vermektedir. Hem yükseklik hem yanca düzlemlerde 7 derecelik huzme genişliğine sahiptir. Ölçülen huzmeörüntülerinde yan huzme seviyeleri -14 dB’den düşük gözlenmiştir.

Anahtar Kelimeler: Mikroşerit Yama Anten Dizisi, Paralel Bağlı Seri Besleme Bağlantısı, Seri Bağlaşık Besleme Yapısı, K Bant Anten Uygulamaları
To my family
I would like to thank my supervisor Prof. Dr. Özlem Aydın Çivi, also Assoc. Prof. Dr. Lale Alatan and Prof. Dr. Sencer Koç, for their guidance and support.

I would like to thank also my friends Orhun Tevfik Altuntaş, İrem Çelebi, Merve Uslu, Fatmanur Tunç, Sinem Doğan, Ertuğrul Eryiğit, Muzaffer Gökçe, Serkan Karadağ and Nazmi Çelebi, for their priceless friendship and support through my thesis work.

Lastly, I would like to express my gratitude to my dearest family, for their encouragement, trust and patience.
TABLE OF CONTENTS

ABSTRACT ........................................... v
ÖZ .................................................. vii
ACKNOWLEDGEMENTS ............................. x
TABLE OF CONTENTS ............................. xi
LIST OF TABLES .................................. xiii
LIST OF FIGURES ................................ xiv

CHAPTERS

1 INTRODUCTION ................................... 1

2 SHUNT CONNECTED SERIES FED MICROSTRIP PATCH ANTENNA ARRAY ........................................ 7
   2.1 General Information ............................. 7
   2.2 Design of the Array ............................. 11
   2.3 Measurement Results ...................... 23

3 IN LINE COUPLED SERIES FED MICROSTRIP PATCH ANTENNA ARRAY ........................................ 29
   3.1 General Information ............................. 29
   3.2 Design of a In Line Coupled Inset Fed Microstrip Patch ............................. 32
   3.3 Design of the Array ............................. 37
   3.4 Simulation Results ...................... 48

xi
# LIST OF TABLES

## TABLES

<table>
<thead>
<tr>
<th>Table</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>2.1</td>
<td>Design requirements</td>
<td>11</td>
</tr>
<tr>
<td>2.2</td>
<td>Dimensions of the element</td>
<td>12</td>
</tr>
<tr>
<td>2.3</td>
<td>Power coefficients of elements</td>
<td>13</td>
</tr>
<tr>
<td>2.4</td>
<td>Power coefficients and impedances of power division points</td>
<td>14</td>
</tr>
<tr>
<td>2.5</td>
<td>The impedance values of transmission lines</td>
<td>15</td>
</tr>
<tr>
<td>2.6</td>
<td>$s_{21}$ differences of adjacent feeding lines</td>
<td>16</td>
</tr>
<tr>
<td>2.7</td>
<td>$s_{n8}$ of feeding lines</td>
<td>17</td>
</tr>
<tr>
<td>2.8</td>
<td>Impedances of power division points</td>
<td>20</td>
</tr>
<tr>
<td>2.9</td>
<td>Impedance values of transmission lines</td>
<td>20</td>
</tr>
<tr>
<td>2.10</td>
<td>$s_{21}$ differences of adjacent feeding lines</td>
<td>21</td>
</tr>
<tr>
<td>3.1</td>
<td>Dimensions of the sample patch</td>
<td>32</td>
</tr>
<tr>
<td>3.2</td>
<td>Design requirements</td>
<td>37</td>
</tr>
<tr>
<td>3.3</td>
<td>Power coefficients and $s_{21}$ values of each element</td>
<td>38</td>
</tr>
<tr>
<td>3.4</td>
<td>Calculated $s_{21}$ values of each element</td>
<td>39</td>
</tr>
<tr>
<td>3.5</td>
<td>Dimensions of the elements</td>
<td>39</td>
</tr>
<tr>
<td>3.6</td>
<td>Comparison of calculated and simulated $s_{21}$ value of each element</td>
<td>40</td>
</tr>
</tbody>
</table>
Table 3.7 Power coefficients and impedances of power division points . . . . . 45

Table 3.8 Impedance values of transmission lines . . . . . . . . . . . . . . . . 46

Table 3.9 $s_{n5}$ of feeding lines . . . . . . . . . . . . . . . . . . . . . 47
LIST OF FIGURES

FIGURES

Figure 1.1 Microstrip line fed patch ........................................ 2
Figure 1.2 Coaxial fed patch .................................................. 2
Figure 1.3 Aperture coupled patch ......................................... 3
Figure 1.4 Corporate feed network ......................................... 3
Figure 1.5 Shunt connected series feed network ......................... 4
Figure 1.6 In line series feed network .................................... 4
Figure 1.7 In line coupled (a) and direct connected (b) series fed arrays .................................................. 5
Figure 2.1 Array with shunt connected series feed network .......... 7
Figure 2.2 Design process ...................................................... 8
Figure 2.3 Inset-fed microstrip patch antenna element ................. 9
Figure 2.4 Sample power divider structure ................................. 10
Figure 2.5 Quarter wave impedance matching with $Z_0$ ................ 10
Figure 2.6 Two stage quarter wave impedance matching with $Z_0$ and $Z_1$ ........ 11
Figure 2.7 Half row of power divider structure ......................... 13
Figure 2.8 Zoomed power division points ................................ 14
Figure 2.9 Power divider partition ......................................... 15
Figure 3.4 $s_{21}$ vs. $cw$ ................................................. 33
Figure 3.5 $s_{21}$ vs. $ch$ ................................................. 34
Figure 3.6 $s_{21}$ vs. $W$ ................................................. 34
Figure 3.7 $s_{11}$ with different $cgap$ ................................ 35
Figure 3.8 $s_{11}$ with different $cw$ ................................ 35
Figure 3.9 $s_{11}$ with different $ch$ ................................ 36
Figure 3.10 $s_{11}$ with different $W$ ................................. 36
Figure 3.11 $s_{11}$ with different $L$ ................................ 37
Figure 3.12 $s_{21}$ of elements ........................................... 40
Figure 3.13 180 degree electrical length delay section structure ............................................. 41
Figure 3.14 Phase difference between two elements located at each side of the delay section ............................................. 42
Figure 3.15 Half and full side of a column of the array ............................................. 43
Figure 3.16 E-Plane radiation pattern of a column of the array ............................................. 44
Figure 3.17 Current distribution ........................................... 44
Figure 3.18 Half row of the power divider structure ............................................. 45
Figure 3.19 Half row of the power divider structure ............................................. 45
Figure 3.20 Power divider ........................................... 46
Figure 3.21 $s_{n5}$ vs. frequency ........................................... 46
Figure 3.22 In line coupled series fed microstrip patch antenna array ............................................. 48
Figure 3.23 $s_{11}$ vs. frequency ........................................... 49
Figure 3.24 E-plane radiation pattern of the designed array ............................................. 50
Figure 3.25 Array without power divider structure . . . . . . . . . . . . . . . . 50

Figure 3.26 E-plane radiation pattern of the array given in Figure 3.25 . . . . 51

Figure 3.27 H-plane radiation pattern of the designed array . . . . . . . . . 52
CHAPTER 1

INTRODUCTION

Together with the improving technology, automotive engineering is improving as in all engineering areas. In parallel with these developments, maximum speeds that can be reached by vehicles increase also day by day. Irresponsible usage of high-speed vehicles puts human life in danger. To prevent this danger, the speeds of vehicles need to be monitored and both drivers and police officers should be informed. Traffic radars are used to measure the speed of approaching vehicles. Most of them display all measured speeds, some only display speeds above a preset limit to alert the drivers or traffic police. The full system, which has been used to measure the speed, consists of electronic units, such as digital signal processor and array antenna [1]. Antenna array continuously transmits the electromagnetic waves, and when the vehicle comes across it, the waves are reflected back towards the antenna such that system measures the speed of vehicle [1].

It is important for radar antennas to be small and high-performance in terms of applicability. Microstrip patch antenna arrays are widely used in traffic radar applications since they are electrically thin, lightweight, low cost, inexpensive to manufacture and conformable to planar and non-planar surfaces [2]. Microstrip patch antenna arrays consist of metallic patches on grounded substrates. The patches can take many different shapes such as rectangular and circular [3].

Microstrip patches have various types of feeding techniques. Microstrip line feeds, probe feeds and aperture coupled feeds are the most common structures:

1. Microstrip line feed structure is shown in Figure [1.1]. Microstrip feed line is
connected directly to the patch such that feed lines and elements are on the same substrate leading to planar structures [4].

2. Probe feeds consist of coaxial lines whose centre conductor is attached to the patch while the outer conductor is attached to the back side of the printed circuit board. In this technique, unwanted radiation caused by feeding lines is minimized. Figure 1.2 shows a coaxial fed patch.

3. Aperture coupled feeds contain two substrates separated by a ground plane as shown in Figure 1.3. On the bottom side of the lower substrate there is a microstrip feed line whose energy is coupled to the patch through a slot on the ground plane separating the two substrates. The ground plane between the substrates also isolates the feed from the radiating element and minimizes interference of spurious radiation for pattern formation and polarization purity [3].
Microstrip patch antenna arrays on the other hand, are commonly designed with corporate feed networks and series feed networks.

Corporate feed networks, shown in Figure 1.4, are the most preferred structure used in microstrip patch antenna arrays. Each array element has its own feeding line, which are connected to others via two way combiners [5]. Since the design of two way combiner is not very complex, corporate networks are very popular; however, they occupy very large space, long length of used lines cause large losses, and discontinuity between line corners causes large mutual coupling effects that distort the radiation patterns.

Series feed networks are another type of structure used in microstrip patch antenna arrays. Antenna patches are serially fed from single transmission line in this type of structures. This feeding architecture provides minimization of feed line lengths which is a very important criteria for antenna efficiency [6]. Narrower bandwidth characteristics are indicated with the series fed arrays [7, 8].
There are two common usage of series feed structures. One of them is shunt connected series feed, namely out of line feed, shown in Figure 1.5 and the other one is in line feed shown in Figure 1.6.

In Figure 1.5, an example of shunt connected series feed network is given. Several feeding lines protrude from the common feed line, and antenna element is placed at the end of each feeding line [5]. Elements are aligned side by side and this configuration looks like corporate feed networks.

In Figure 1.6, an example of in line series feed network is given. This type of networks consist of main feeding line, and elements are directly placed on this line consecu-
tively. Each element connects to the other one in different ways. There can be either coupled connections or direct connections as shown in Figure 1.7. Since optimization of coupling region and size of elements are not controlled easily, coupled in line series networks are not very common. However, these networks give flexibility to the designers for the way for amplitude tapering by using all the parameters\cite{9}. Directly connected in line series feed networks on the other hand, are less flexible for the designers. Dimensions of elements and included transmission lines between elements are used for amplitude tapering \cite{10}. In brief, both architectures can be designed with identical patch elements and different connection lines or identical transmission lines and elements with different dimensions; however, in line coupled architectures have extra design parameters, which are the coupling region parameters.

![Diagram](image)

Figure 1.7: In line coupled (a) and direct connected (b) series fed arrays

In traffic radars there is small space for array implementation. Since series feed structures occupy the smallest space among many feeding networks, two microstrip patch antenna arrays with series feed structure are designed in this study. In these arrays, center frequency and bandwidth are chosen as 24.125 GHz and 250 MHz. One of the designed array has shunt connected series feed network with identical elements and different transmission lines and the other one has in line series feed network with identical transmission lines and different patch elements as shown in Figure 1.7(a).
In Chapter 2, design steps of shunt connected series fed microstrip patch antenna array are given, and specific array with preset requirements are explained. Measurement results of the produced antenna are presented and compared with the simulation results.

In Chapter 3, design steps of inline coupled microstrip patch antenna and in line coupled series fed microstrip patch antenna array are given. Parametric studies are presented for the design and analysis of single patch antenna. Specific array with preset requirements is explained, and simulation results are given.

Chapter 4 gives conclusion and anticipated future work.
CHAPTER 2

SHUNT CONNECTED SERIES FED MICROSTRIP PATCH ANTENNA ARRAY

2.1 General Information

Microstrip patch antenna arrays can be designed with wide variety of feeding networks. Shunt connected series feed structure is one of the most common structures used in traffic monitoring applications. One common feed line between elements gives extensions to the feed points of those elements. Generally, all the elements are chosen identical, and power divider partitions between the elements shape the radiation pattern. A sample schematic design of shunt connected series fed array is shown in Figure 2.1.

![Figure 2.1: Array with shunt connected series feed network](image)

The design steps of array are designated according to the requirements of project. Figure 2.2 illustrates the steps of design process.
The first step for the design is to determine the dimension of the array. Beamwidth of the array pattern is strictly related with the size of the array. The size of the array is defined by the number of elements and the space between them. Basically, as array dimension gets larger, the beamwidth decreases, which means narrower main beam and an increase in directivity. General expression for the half power beamwidth (HPBW) in radian is given in Formula \[2.1\] where \(\lambda\) is the free space wavelength at operating frequency, \(N\) is the number of elements, and \(d\) is the space between patches. In order to provide in-phase feeding, identical inter-element spacings are chosen.

\[
HPBW = \frac{\lambda}{(N - 1)d}
\tag{2.1}
\]

The second step is to design elements. Inset fed microstrip patch antennas are widely used for the shunt connected series fed arrays. The geometry of inset-fed microstrip patch antenna is shown in Figure \[2.3\].
The impedance of the array element is a function of the inset feed point. As the inset feed point moves from the edge toward the centre of the patch, that is, as $l$ increases, input impedance decreases monotonically and reaches zero at the centre [3].

The third step is to design feeding network. Feeding networks generally comprises of power divider structures.

Antenna arrays can be designed to control their radiation characteristics by properly selecting the amplitude distribution between the elements. Typically, the level of the side lobes can be controlled by tapering the distribution across the array; the more tapering from the center of the array toward the edges, the lower the side lobe level [3]. In practice, the amplitude tapering is provided with the power divider structures.

As expressed before, structure consists of a common feed line used for the entire array and each element extends from this feed line [5]. In the network, feeding line of each individual element has different power coefficient values that are selected according to the side lobe level requirements of the design. Impedances of power division points are calculated from power division coefficients. All the elements and all the power division points, namely extensions, are impedance matched [11]. Figure 2.4 indicates a sample power divider structure. Impedances of power division points,
$Z_{n+1,n}, Z_{n+2,n+1}, Z_{n+3,n+2}$, are calculated from the given formula in \[2.2\] where $P_n$, $P_{n+1}, P_{n+2}, P_{n+3}$ are power coefficients of elements and the $Z_{element}$ is the input impedance of the element that is identical with the impedance of the feeding lines.

The quarter wave impedance transformation technique is used for impedance matching between power division points. This technique includes a simple impedance transformation in order to minimize the reflected energy when a transmission line is connected to a load, $Z_L$. In this technique, a transmission line with different characteristic impedance and with a length of one-quarter of the guided-wavelength is used to match a line to a load. Figure 2.5 indicates the application of this technique. Matching $Z_{in}$ to $Z_L$ is provided by $Z_0$ with the given formula in \[2.3\]

$$Z_0 = \sqrt{Z_{in}Z_L} \quad (2.3)$$

In some cases, due to manufacturing restrictions, two stage quarter wave impedance transformation is needed. Representation of transformation is shown in Figure 2.6 and the formula is given in \[2.4\]
Figure 2.6: Two stage quarter wave impedance matching with $Z_0$ and $Z_1$

\[
\frac{Z_0}{Z_1} = \sqrt{\frac{Z_{in}}{Z_L}} \tag{2.4}
\]

Calculated impedances of power division points are implemented on power divider structure using the given formula in \textit{2.3} and \textit{2.4}. After the implementation, the designed power divider structure is integrated with the elements as the final step.

In the following sections, design requirements and design methodology of specific array are explained. Measurement and simulation results are given comparatively.

\section*{2.2 Design of the Array}

Microstrip patch antenna array with shunt connected series feed structure operating at 24.125 GHz is designed, manufactured and tested. Design is completed in Ansys HFSS 3D Layout Simulation Programme. Design requirements are given in Table \textit{2.1}.

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Frequency</strong></td>
<td>24 - 24.25 GHz</td>
</tr>
<tr>
<td><strong>Bandwidth</strong></td>
<td>250 MHz</td>
</tr>
<tr>
<td><strong>E-Plane HPBW</strong></td>
<td>7 degrees</td>
</tr>
<tr>
<td><strong>H-Plane HPBW</strong></td>
<td>7 degrees</td>
</tr>
<tr>
<td><strong>Side Lobe Level</strong></td>
<td>-15 dB</td>
</tr>
</tbody>
</table>

The design steps designated before are implemented according to the design requirements of this study. 24-24.25 GHz band is assigned for industrial, scientific and medical (ISM) applications \cite{12}. Most of the European countries use this band for traffic radar applications. 7 degree beamwidth requirement emerged due to the specification of radar product which is used for single lane monitoring systems.
First, the size of the array is determined. For the in-phase feeding, inter-element spacing is chosen as $\lambda_g$ which equals to $0.56\lambda$ at operating frequency. 7 degree half power beamwidth ($\approx 0.13$ radians) requirement is provided with 14 elements according to the given formula in [2.1] as calculated in Equation [2.5]. Since HPBW requirements for both E and H-planes are same; array has 14x14 elements.

\[
0.13 = \frac{\lambda}{(N-1)d} = \frac{\lambda}{(N-1)0.56\lambda}
\]  
(2.5)

Second, identical elements are designed. Inset fed microstrip patch antenna as shown in Figure 2.3 is used. The element is designed to have 100 $\Omega$ input impedance. Input impedances smaller than 100 $\Omega$ are not preferred; because when input impedance of element decreases, characteristic impedances of transmission line used in the power divider structure decrease accordingly; that is, width of lines increases. Thick feeding lines cause undesired mutual coupling between elements and lines. On the other hand, input impedances larger than 100 $\Omega$ are not preferred either; because in this case, the width of lines gets smaller, which causes manufacturing difficulties. 20 mils thickness RO4350 substrate having dielectric constant $\varepsilon=3.66$ and loss tangent $\tan\delta=0.0037$ is used in both simulation and fabrication. Dimensions of the designed patch are given in Table 2.2

<table>
<thead>
<tr>
<th>Table 2.2: Dimensions of the element</th>
</tr>
</thead>
<tbody>
<tr>
<td>Width (W)</td>
</tr>
<tr>
<td>Length (L)</td>
</tr>
<tr>
<td>Inset Width (w)</td>
</tr>
<tr>
<td>Inset Length (l)</td>
</tr>
</tbody>
</table>

The third step is design of power divider structures. Same amplitude tapering is used for both horizontal and vertical power dividers. Power coefficients are determined from the in-house software in an attempt to obtain -20 dB side lobe level (SLL). The coefficients are given in Table 2.3.
As realized from Table 2.3, power divider structure is bilaterally symmetric around the feed point. Only a half of the structure is designed, then it is symmetrized and copied to the other side of the center feeding point. In this process, first, a row of the array is designed. Figure 2.7 shows power coefficients $P_1, P_2, P_3, P_4, P_5, P_6, P_7$ and impedances of power division points $Z_{21}, Z_{32}, Z_{43}, Z_{54}, Z_{65}, Z_{76}$.

![Figure 2.7: Half row of power divider structure](image)

Impedances of power division points are calculated using the formula given in 2.2.

Sample calculations for $Z_{21}$ and $Z_{32}$ are given in Equation 2.6.
On the basis of the given formula, all the impedances are calculated and listed in Table 2.4.

Table 2.4: Power coefficients and impedances of power division points

<table>
<thead>
<tr>
<th>Power Coefficients</th>
<th>Impedances of Power Division Points</th>
</tr>
</thead>
<tbody>
<tr>
<td>$P_1 = 0.16, P_2 = 0.25$</td>
<td>$Z_{21} = 156.25 , \Omega$</td>
</tr>
<tr>
<td>$P_3 = 0.4225$</td>
<td>$Z_{32} = 103.2 , \Omega$</td>
</tr>
<tr>
<td>$P_4 = 0.5625$</td>
<td>$Z_{43} = 67.54 , \Omega$</td>
</tr>
<tr>
<td>$P_5 = 0.81$</td>
<td>$Z_{54} = 57.97 , \Omega$</td>
</tr>
<tr>
<td>$P_6 = 1$</td>
<td>$Z_{65} = 45.35 , \Omega$</td>
</tr>
<tr>
<td>$P_7 = 1$</td>
<td>$Z_{76} = 30.25 , \Omega$</td>
</tr>
</tbody>
</table>

Calculated power division impedances are implemented with quarter wave impedance transformation formulas given in 2.3 and in 2.4. As an example, Figure 2.9 may be considered. In this power divider partition 100 $\Omega$ is matched to the $Z_{21}$, which is 156.25 $\Omega$, by using two stage quarter wave transformation. From the formula in 2.4, two impedances used between power division points are calculated as follows (in
Equation 2.7:

\[
\frac{Z_1}{Z_0} = \sqrt{\frac{100}{156.25}} = \frac{80}{100}
\]  

(2.7)

As expressed before, each element is placed \( \lambda_g \) apart from each other. In the example of power divider partition (Figure 2.9), transmission lines used for the quarter wave impedance transformation (\( Z_0 \) and \( Z_1 \)) occupy totally \( \lambda_g/2 \) length. The rest of \( \lambda_g/2 \) length between two feeding lines is covered by the resultant transmission line of the first stage impedance transformation. To clarify, 100 \( \Omega \) is down converted to 64 \( \Omega \) (by using \( Z_1 \), according to the given formula in 2.3) at the first stage of impedance transformation; hence, 64 \( \Omega \) transmission line is placed in the rest of \( \lambda_g/2 \) length. This procedure is applied for all power divider partitions between the elements. Figure 2.10 shows half row of the power divider structure with transmission lines, namely \( Z_0, Z_1, Z_2, Z_3, Z_4, Z_5, Z_6, Z_7, Z_8, Z_9, Z_{10}, Z_{11}, Z_{12}, Z_{13} \). Calculated impedance values of those lines are given in Table 2.5.

Figure 2.10: Half row of power divider structure

Table 2.5: The impedance values of transmission lines

<table>
<thead>
<tr>
<th>( Z_0 ) = 100 ( \Omega )</th>
<th>( Z_1 ) = 80 ( \Omega )</th>
</tr>
</thead>
<tbody>
<tr>
<td>( Z_2 ) = 64 ( \Omega )</td>
<td>( Z_3 ) = 78 ( \Omega )</td>
</tr>
<tr>
<td>( Z_4 ) = 101.5 ( \Omega )</td>
<td>( Z_5 ) = 70 ( \Omega )</td>
</tr>
<tr>
<td>( Z_6 ) = 82.18 ( \Omega )</td>
<td>( Z_7 ) = 63.5 ( \Omega )</td>
</tr>
<tr>
<td>( Z_8 ) = 76.14 ( \Omega )</td>
<td>( Z_9 ) = 60.6 ( \Omega )</td>
</tr>
<tr>
<td>( Z_{10} ) = 67.34 ( \Omega )</td>
<td>( Z_{11} ) = 55.84 ( \Omega )</td>
</tr>
<tr>
<td>( Z_{12} ) = 55 ( \Omega )</td>
<td>( Z_{13} ) = 48 ( \Omega )</td>
</tr>
</tbody>
</table>
In brief, amplitude distribution is provided with impedances of power division points which are calculated from power coefficients, and phase distribution is provided with the distance between patches $\lambda_g$. These two form the array structure.

During the design of each power divider partition, differences of $s_{21}$ scattering parameters of adjacent feeding lines are used to check whether designed structure meets the requirements or not. As mentioned before, shunt connected series feed structures contain one main feeding line, and several feeding lines for the elements. $s_{21}$ of each single feeding line is calculated with $10 \log \left( \frac{P_i}{P_{in}} \right)$ where $P_i$ is the power coefficient of $i_{th}$ element and $P_{in}$ is the sum of power coefficients of feeding lines, that is, power coefficient of the main feeding line. Calculated $s_{21}$ values are listed and differences of adjacent single feeding lines are controlled from Ansys HFSS 3D Layout Simulation Programme. Table 2.6 gives the calculated differences and the simulated ones.

Table 2.6: $s_{21}$ differences of adjacent feeding lines

<table>
<thead>
<tr>
<th>Feeding Line</th>
<th>Calculated $s_{21}$ Differences</th>
<th>Simulated $s_{21}$ Differences (24.125 GHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>2 and 1</td>
<td>$10 \log \left( \frac{0.16}{4.205} \right) - 10 \log \left( \frac{0.20}{4.205} \right) = -1.94$ dB</td>
<td>-1.950 dB</td>
</tr>
<tr>
<td>3 and 2</td>
<td>$10 \log \left( \frac{0.20}{4.205} \right) - 10 \log \left( \frac{0.4225}{4.205} \right) = -2.28$ dB</td>
<td>-2.253 dB</td>
</tr>
<tr>
<td>4 and 3</td>
<td>$10 \log \left( \frac{0.4225}{4.205} \right) - 10 \log \left( \frac{0.5025}{4.205} \right) = -1.24$ dB</td>
<td>-1.196 dB</td>
</tr>
<tr>
<td>5 and 4</td>
<td>$10 \log \left( \frac{0.5025}{4.205} \right) - 10 \log \left( \frac{0.81}{4.205} \right) = -1.59$ dB</td>
<td>-1.523 dB</td>
</tr>
<tr>
<td>6 and 5</td>
<td>$10 \log \left( \frac{0.81}{4.205} \right) - 10 \log \left( \frac{1}{4.205} \right) = -0.91$ dB</td>
<td>-0.836 dB</td>
</tr>
<tr>
<td>7 and 6</td>
<td>$10 \log \left( \frac{1}{4.205} \right) - 10 \log \left( \frac{1}{4.205} \right) = 0$ dB</td>
<td>-0.199 dB</td>
</tr>
</tbody>
</table>

In addition to the amplitudes, the phases of $s_{21}$ parameters of each power divider partition are considered during the design process. Aimed broadside pattern is obtained with the minimum phase difference between input ports of elements. Difference between phases of $s_{21}$ of adjacent feeding ports is at most 2.5 degrees in the structure.

Designed half is copied to the other side of feeding point in order to complete a row of the power divider structure given in Figure 2.11. Amplitude of $s_{n8}$ of each feeding line is obtained by full wave simulations, where $n$ is the port number of feeding line. Figure 2.12 indicates simulated $s_{n8}$ values in the frequency band. Comparison of calculated and simulated ones at the 24.125 GHz are given in Table 2.7. It is observed that required tapering is obtained by this design.
Figure 2.11: Power divider

Figure 2.12: $s_{n8}$ values of power divider

Table 2.7: $s_{n8}$ of feeding lines

<table>
<thead>
<tr>
<th>Calculated $s_{n8}$</th>
<th>Simulated $s_{n8}$ (24.125 GHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>$s_{18} = 10 \log \frac{0.16}{8.410}$</td>
<td>$-17.32$ dB</td>
</tr>
<tr>
<td>$s_{28} = 10 \log \frac{0.25}{8.410}$</td>
<td>$-15.36$ dB</td>
</tr>
<tr>
<td>$s_{38} = 10 \log \frac{0.4225}{8.410}$</td>
<td>$-13.10$ dB</td>
</tr>
<tr>
<td>$s_{48} = 10 \log \frac{0.5625}{8.410}$</td>
<td>$-11.89$ dB</td>
</tr>
<tr>
<td>$s_{58} = 10 \log \frac{0.81}{8.410}$</td>
<td>$-10.45$ dB</td>
</tr>
<tr>
<td>$s_{68} = 10 \log \frac{1}{8.410}$</td>
<td>$-9.80$ dB</td>
</tr>
<tr>
<td>$s_{78} = 10 \log \frac{1}{8.410}$</td>
<td>$-9.71$ dB</td>
</tr>
</tbody>
</table>
As a final step for the row of the array design, power divider structure is integrated with the antenna elements. It is shown in Figure 2.13. A row of the array is fabricated and measured.

Array has 14x14 elements, that is, the structure shown in Figure 2.13 is repeated 13 times in rows. Those rows are connected to each other with vertical power divider structure whose power coefficients that provide the amplitude tapering are the same as the ones used for the horizontal structure. Figure 2.14 shows half of this vertical power divider structure along with the impedances of power division points $Z_{32}$, $Z_{43}$, $Z_{54}$, $Z_{65}$, $Z_{76}$ and used transmission lines.
The formula given in Equation 2.2 is used for the calculation of the impedances of power division points. Right and left sides of rows are combined. They give 50 Ω impedance for the vertical power division points; hence, 50 Ω is used at the denominator of formula given in 2.2. Sample calculations for $Z_{21}$ and $Z_{32}$ are given in Equation 2.8

\[
\frac{P_2}{P_1} = \frac{0.25}{0.16} = \frac{Z_{21}}{50} \quad \frac{P_3}{P_2 + P_1} = \frac{0.4225}{0.25 + 0.16} = \frac{Z_{32}}{50}
\]
Previously, the design steps of power divider structure are explained (design of horizontal power divider structure). The same steps are applied in the rest of the vertical power divider structure design as follows.

First, impedances of power division points are calculated (as illustrated in Equation 2.8), and they are given in Table 2.8.

<table>
<thead>
<tr>
<th>Power Coefficients</th>
<th>Impedances of Power Division Points</th>
</tr>
</thead>
<tbody>
<tr>
<td>$P_1=0.16$, $P_2=0.25$</td>
<td>$Z_{21}=78$ $\Omega$</td>
</tr>
<tr>
<td>$P_3=0.4225$</td>
<td>$Z_{32}=52$ $\Omega$</td>
</tr>
<tr>
<td>$P_4=0.5625$</td>
<td>$Z_{43}=34$ $\Omega$</td>
</tr>
<tr>
<td>$P_5=0.81$</td>
<td>$Z_{54}=29$ $\Omega$</td>
</tr>
<tr>
<td>$P_6=1$</td>
<td>$Z_{65}=23$ $\Omega$</td>
</tr>
<tr>
<td>$P_7=1$</td>
<td>$Z_{76}=15$ $\Omega$</td>
</tr>
</tbody>
</table>

Second, calculated impedances are matched to the half sides of the rows using quarter wave impedance transformation. Power divider column has small impedance values at the power division points. Hence, for some parts, more than two stage quarter wave impedance transformation is used. Figure 2.14 shows half column of the power divider structure with transmission lines, namely $Z_0$, $Z_1$, $Z_2$, $Z_3$, $Z_4$, $Z_5$, $Z_6$, $Z_7$, $Z_8$, $Z_9$, $Z_{10}$, $Z_{11}$, $Z_{12}$, $Z_{13}$. Calculated impedance values of those lines are given in Table 2.9.

<table>
<thead>
<tr>
<th>Impedance values of transmission lines</th>
</tr>
</thead>
<tbody>
<tr>
<td>$Z_0=100$ $\Omega$</td>
</tr>
<tr>
<td>$Z_2=78$ $\Omega$</td>
</tr>
<tr>
<td>$Z_4=62.5$ $\Omega$</td>
</tr>
<tr>
<td>$Z_6=75$ $\Omega$</td>
</tr>
<tr>
<td>$Z_8=51.64$ $\Omega$</td>
</tr>
<tr>
<td>$Z_{10}=56$ $\Omega$</td>
</tr>
<tr>
<td>$Z_{12}=55$ $\Omega$</td>
</tr>
</tbody>
</table>

Third, differences between the amplitudes of $s_{21}$ parameters of adjacent feeding lines are compared with the calculations. Table 2.10 shows the calculated differences and simulated differences of $s_{21}$ at the 24.125 GHz.
As a final step, designed half is copied to the other side of the feeding point in order to complete a column of power divider structure. Amplitude and phase of $s_{11}$ of each feeding line are compared with calculations, and vertical power divider structure shows similar performance as horizontal one. Calculated and simulated values are close to each other which indicates that proposed tapering is obtained.

A column of power divider is combined with 14 rows of array and manufactured. Figure 2.15 shows manufactured array.

![Fabricated array](image)

Table 2.10: $s_{21}$ differences of adjacent feeding lines

<table>
<thead>
<tr>
<th>Calculated $s_{21}$ Differences</th>
<th>Simulated $s_{21}$ Differences (24.125 GHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>$10 \log \frac{0.16}{4.205} - 10 \log \frac{0.25}{4.205} = -1.94 \text{ dB}$</td>
<td>$-1.890 \text{ dB}$</td>
</tr>
<tr>
<td>$10 \log \frac{0.25}{4.205} - 10 \log \frac{0.3825}{4.205} = -2.28 \text{ dB}$</td>
<td>$-2.199 \text{ dB}$</td>
</tr>
<tr>
<td>$10 \log \frac{0.3825}{4.205} - 10 \log \frac{0.5625}{4.205} = -1.24 \text{ dB}$</td>
<td>$-1.212 \text{ dB}$</td>
</tr>
<tr>
<td>$10 \log \frac{0.5625}{4.205} - 10 \log \frac{0.81}{4.205} = -1.59 \text{ dB}$</td>
<td>$-1.590 \text{ dB}$</td>
</tr>
<tr>
<td>$10 \log \frac{0.81}{4.205} - 10 \log \frac{1}{4.205} = -0.91 \text{ dB}$</td>
<td>$-0.898 \text{ dB}$</td>
</tr>
</tbody>
</table>

Designed shunt connected series fed array will be used at the front end of a printed circuit board of the traffic speed radar. Electronic units at the board will provide
the centre feeding of array from back layer. However, there is a necessity about usage of SMPM (sub miniature push on-micro) surface mount connector during tests and measurements. The connector used in the measurements is produced by Cinch Connectivity Solutions. The connector is shown in Figure 2.16.

![Figure 2.16: Used end launch edge mounted SMPM connector](image)

Transition from coplanar waveguide to microstrip transmission line structure is performed in attempt to use shown connector. In these structures the signal line and two ground planes lie on the same side of the circuit substrate, surface-mount devices can be readily integrated with coplanar wave guide transmission lines [13]. According to mechanical drawing of connector, dimensions of structure are determined. Fabricated transition structure and mounted connector are shown in Figure 2.17.

![Figure 2.17: Coplanar waveguide to microstrip line transition structure and SMPM connector](image)
Fabricated antenna array and transition structure are soldered at the points marked by red circles shown in Figure 2.18, so their grounded back layers are stacked up.

Figure 2.18: Soldering points of two layers

### 2.3 Measurement Results

Radiation patterns and return loss of fabricated array element, a row of array and 14x14 elements array are measured in METU Electrical and Electronics Engineering Department.

Input return loss \( s_{11} \) graph of a single element is shown in Figure 2.19. \( s_{11} \) is almost -40 dB at the operating frequency. 10 dB bandwidth is almost 1 GHz (23.6-24.6 GHz).
A row of array shown in Figure 2.13 is manufactured and measured. Simulation and measurement results of $s_{11}$ parameters are given in Figure 2.20. In the operating band, reflection characteristics of measurements and simulation are similar and $s_{11}$ values are less than -10 dB.
Figure 2.21 shows $s_{11}$ graph of 14x14 shunt connected series fed microstrip patch antenna array with transition structure. Measurements give better results than simulation both at the centre frequency and at the operating band. The reason for this difference lies in the fact that soldering is used for the integration of the transition structure during measurements, which provides better results than the via used in the simulation.

![Image of Figure 2.21: Comparison of simulation and measurement results of $s_{11}$ for 14x14 array](image)

Simulation and measurement results of H-plane and E-plane radiation patterns are plotted in the Figure 2.22 and 2.23 respectively. 7 degree beamwidth is satisfied for both E-plane and H-plane.
Figure 2.22: Comparison of simulation and measurement of H-plane radiation pattern at 24.125 GHz

Figure 2.23: Comparison of simulation and measurement results of E-plane radiation pattern at 24.125 GHz
As shown in Figure 2.22 for H-plane, aimed -20 dB side lobe level is achieved in simulation; however in measurements it is observed as approximately -15 dB. The discrepancy in side lobe level is due to the fact that grounded dielectric layer is taken as infinitely large in the simulation while it is finite (12x12 cm) in the manufactured array.

During the design steps, calculations are performed in order to obtain -20 dB side lobe level for E-plane. Yet, during the simulation, it emerges as -16 dB and during the measurement, as -14 dB as shown in Figure 2.23. This discrepancy is due to the extra layer used for connector implementation. Extra layer structure is aligned on E-plane which increases the side lobe level even in simulations; however, this layer structure is not used in the final radar product. Figure 2.24 shows E-plane radiation pattern without extra layer. It is seen that SLL is almost -20 dB.

![E-Plane Radiation Pattern Without Extra Layer at 24.125 GHz](image)

Figure 2.24: Simulation of E-plane radiation pattern without coplanar to microstrip transition structure at 24.125 GHz

14x14 elements microstrip patch antenna array for traffic radar applications is manufactured and measured. It is observed that simulation and measurement results are
very similar. 7 degree HPBW is obtained in both H and E-planes as well as less than -14 dB side lobe levels in the radiation patterns.
CHAPTER 3

IN LINE COUPLED SERIES FED MICROSTRIP PATCH
ANTENNA ARRAY

3.1 General Information

The recently proposed approach used for the feeding networks of microstrip patch antenna arrays is in line coupled series feed structure [9]. In this type of structure, specialized patches are consecutively fed by a transmission line and the signal is transmitted through radiating elements. While input line of a patch has direct connection, output transmission line is coupled electromagnetically. Figure 3.1 shows the specialized patch element and Figure 3.2 shows a schematic of array.

Coupling region dimensions of a patch, $c_{gap}$, $c_{w}$ and $c_{h}$, mostly adjust the coupled signal level to the adjacent patch. The amplitude and the phase of the coupled signal can be easily controlled by the parameters seen on Figure 3.1 [14]. In other words, amplitude tapering is only ensured with this type of specialized patches in the E-plane. On the other hand, power divider structure similar to ones described in Chapter 2 is used for the amplitude tapering in the H-plane.
Figure 3.1: In line coupled element

Figure 3.2: Array with in line coupled series feed network
The steps of design process are very similar to those given in Chapter 2. Those steps are designated according to the requirements of a project.

First, the size of the array is determined from \( HPBW = \frac{\lambda}{(N-1)d} \) given in Chapter 2, Formula 2.1. The beamwidth of the array pattern is strictly related with the size of array.

Second, specialized patches are designed separately and connected to each other consecutively in the E-plane. Input impedances of the patches are same; as a result, patches are connected to each other with identical transmission lines. Distances between patches are also identical and has the value \( \lambda_g \) for the in-phase feeding. As expressed before, amplitude tapering is provided with the patches in the E-plane. Each patch has different power coefficient value which is selected according to the side lobe level requirement of the design. Transmitted signal from one element to the adjacent one is determined by coupling between input and output signal level. In fact, it is an expression of \( s_{21} \) parameter. \( s_{21} \) parameters of elements are calculated from the formula given in 3.1 where \( P_i \) is the power coefficient of \( i_{th} \) element and \( P_{in(i)} \) is the power coefficient at the input of that element [15].

\[
s_{21}(dB) = 10\log\left(1 - \frac{P_i}{P_{in(i)}}\right)
\]  

Third, power divider structure is designed. As expressed before, amplitude tapering is provided by power divider structure in the H-plane. Design steps are the same as those given in Chapter 2:

- Power coefficients are determined.
- Impedances of power division points are calculated.
- Power division points are matched to each other using the quarter wave impedance transformation technique.
- Amplitudes and phases of \( s_{21} \) of the feeding lines are checked.

The final step is the integration of specialized patches with the power divider structure.
In the following sections, design of an in line coupled inset fed patch antenna is explained by simulations. Design requirements and design methodology of specific array are explained. Simulated input return loss plot and radiation patterns are presented.

### 3.2 Design of a In Line Coupled Inset Fed Microstrip Patch

In line coupled inset fed patches are radiating elements with specialized geometry. As mentioned in the previous section, transmitted signal from the patch is determined by electromagnetic coupling. The level of coupling from a patch is measured with $s_{21}$ parameter of that patch.

Coupling region dimensions of the patches, $cgap$, $cw$ and $ch$, have the largest effect on the $s_{21}$ values of those patches. In order to show how the dimensions of a patch affect the $s_{21}$ and resonant frequency, a sample patch with 100 Ω input impedance is designed at 24.125 GHz in HFSS 3D Layout. The dimensions of the sample patch are given in Table 3.1. $s_{21}$ value of the patch is -1.63 dB and $s_{11}$ value is -22 dB at the center frequency.

<table>
<thead>
<tr>
<th>Dimenions</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>$W$</td>
<td>2.00 mm</td>
</tr>
<tr>
<td>$L$</td>
<td>3.25 mm</td>
</tr>
<tr>
<td>$iw$</td>
<td>0.10 mm</td>
</tr>
<tr>
<td>$ih$</td>
<td>0.92 mm</td>
</tr>
<tr>
<td>$cw$</td>
<td>0.40 mm</td>
</tr>
<tr>
<td>$ch$</td>
<td>0.75 mm</td>
</tr>
<tr>
<td>$cgap$</td>
<td>0.05 mm</td>
</tr>
</tbody>
</table>

In HFSS 3D Layout, parametric analyses are applied in order to show $s_{21}$ variance with respect to the different dimensions of the patch. In the parametric analyses, all the dimensions, except for the analysed one, are kept constant. Figures 3.3, 3.4, 3.5 and 3.6 show $s_{21}$ variance with respect to $cgap$, $cw$, $ch$ and $W$, respectively. $s_{21}$ is inversely proportional to $cgap$, $cw$ and $W$ while it is proportional to $ch$. 
Figure 3.3: $s_{21}$ vs. $c\text{gap}$

Figure 3.4: $s_{21}$ vs. $c\text{w}$
Figure 3.5: $s_{21}$ vs. $ch$

Figure 3.6: $s_{21}$ vs. $W$

Figure 3.7, 3.8, 3.9, 3.10 and 3.11 indicate $s_{11}$ behaviour based on the different dimensions of the patch. $c_{gap}$ and $ch$ do not affect the resonant frequency, whereas $cw$
and \( W \) slightly affect it. It is observed that resonant frequency is mostly determined by \( L \) of the patch.

![Figure 3.7: \( s_{11} \) with different \( cgap \)](image1)

![Figure 3.8: \( s_{11} \) with different \( cw \)](image2)

35
Figure 3.9: $s_{11}$ with different $ch$

Figure 3.10: $s_{11}$ with different $W$

36
In brief, dimensions of specialized patches are mostly determined according to operation frequency, and proposed $s_{21}$ value.

3.3 Design of the Array

Microstrip patch antenna array, which includes in line coupled series feed structure operating at 24.125 GHz, is designed in HFSS 3D Layout Simulation Programme. 20 mils thickness RO4350 substrate having dielectric constant $\varepsilon=3.66$ and tangent loss $\tan\delta=0.0037$ is used. The design requirements are given in Table 3.2

<table>
<thead>
<tr>
<th>Frequency</th>
<th>24 - 24.25 GHz</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bandwidth</td>
<td>250 MHz</td>
</tr>
<tr>
<td>E-Plane HPBW</td>
<td>12 degrees</td>
</tr>
<tr>
<td>H-Plane HPBW</td>
<td>30 degrees</td>
</tr>
<tr>
<td>Side Lobe Level</td>
<td>-15 dB</td>
</tr>
</tbody>
</table>

The design steps designated in the first section of this chapter (Section 3.1) are im-
implemented according to the design requirements of this study.

First, the size of the array is determined. Inter-element spacing is chosen as \(\lambda_g\) which equals to 0.56\(\lambda\) at operating frequency. 12 degree \((\approx 0.21\) radians) E-plane half power beamwidth requirement is provided with eighth elements, whereas 30 degree \((\approx 0.53\) radians) H-plane half power beamwidth requirement is provided with four elements according to the given formula in Chapter 2, Equation 2.1.

Second, patches are designed individually. As mentioned previously (in Section 3.1), amplitude tapering in the E-plane is provided by the patch structures. Since eight patches are symmetric around the feed point, four patches, which comprise half column of the array, are designed and copied to the other half. Power coefficients of the patches are determined from the in-house software in order to obtain -20 dB SLL, and those coefficients are given in Table 3.3. Each of the four patch elements is numbered successively according to their position with respect to the center feeding point of a column. To clarify, number 1 refers to the first patch which is right next to the feeding point.

<table>
<thead>
<tr>
<th>Element Number</th>
<th>Power Coefficient</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>2</td>
<td>0.7225</td>
</tr>
<tr>
<td>3</td>
<td>0.4489</td>
</tr>
<tr>
<td>4</td>
<td>0.2025</td>
</tr>
</tbody>
</table>

\(s_{21}\) values of individual patches are calculated from the formula given in 3.1. The calculation is given in Equation 3.2 and the results are given in Table 3.4.

\[
s_{21}(\text{Element}1) = 10\log\left(1 - \frac{1}{2.3739}ight)
\]

\[
s_{21}(\text{Element}2) = 10\log\left(1 - \frac{0.7225}{1.3739}ight)
\]

\[
s_{21}(\text{Element}3) = 10\log\left(1 - \frac{0.4489}{0.6514}\right)
\]
Table 3.4: Calculated $s_{21}$ values of each element

<table>
<thead>
<tr>
<th>Element Number</th>
<th>$s_{21}$ Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>-2.38 dB</td>
</tr>
<tr>
<td>2</td>
<td>-3.24 dB</td>
</tr>
<tr>
<td>3</td>
<td>-5.08 dB</td>
</tr>
</tbody>
</table>

It is concluded in the previous section that, $s_{21}$ is inversely proportional to $cgap$ and $cw$ while it is proportional to $ch$. Identical, 100 Ω transmission lines are used between the patches, which means that widths of input and output transmission lines of those patches are same. Lengths of output transmission lines of the patches are determined according to the distance between patches which is $\lambda_g$. The expected value of the phase of the $s_{21}$ is zero for the in-phase feeding. Based on this information, four patch elements of the half column of the array are designed one by one. The dimensions of the patches are given in Table 3.5.

Table 3.5: Dimensions of the elements

<table>
<thead>
<tr>
<th>Element Number</th>
<th>W (mm)</th>
<th>L (mm)</th>
<th>iw (mm)</th>
<th>ih (mm)</th>
<th>cw (mm)</th>
<th>ch (mm)</th>
<th>cgap (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>3.58</td>
<td>2.99</td>
<td>0.10</td>
<td>0.15</td>
<td>0.40</td>
<td>1.30</td>
<td>0.09</td>
</tr>
<tr>
<td>2</td>
<td>3.65</td>
<td>3.18</td>
<td>0.30</td>
<td>0.76</td>
<td>1.39</td>
<td>0.96</td>
<td>0.22</td>
</tr>
<tr>
<td>3</td>
<td>3.89</td>
<td>3.19</td>
<td>0.30</td>
<td>0.72</td>
<td>1.16</td>
<td>1.10</td>
<td>0.14</td>
</tr>
<tr>
<td>4</td>
<td>4.25</td>
<td>2.85</td>
<td>0.30</td>
<td>0.60</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

$s_{21}$ values of the designed patches are given in Figure 3.12 and their values at the center frequency are compared with the calculations in Table 3.6. It is observed that calculated values are almost obtained in the design.
Table 3.6: Comparison of calculated and simulated $s_{21}$ value of each element

<table>
<thead>
<tr>
<th>Element Number</th>
<th>Calculated $s_{21}$ Values</th>
<th>Simulated $s_{21}$ Values (24.125 GHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>-2.38 dB</td>
<td>-2.33 dB</td>
</tr>
<tr>
<td>2</td>
<td>-3.24 dB</td>
<td>-3.28 dB</td>
</tr>
<tr>
<td>3</td>
<td>-5.08 dB</td>
<td>-5.15 dB</td>
</tr>
</tbody>
</table>

Individually designed elements are integrated, and half column of the array is completed. This half is symmetrised with the delay section which has 180 degree electrical length in order to ensure in-phase feeding. Symmetrical halves of the delay section are located at identical distance (2.17 mm) from the feeding point of a column as shown in Figure 3.13(a). First antennas are connected to feeding points at the each side of the delay section as shown in Figure 3.13(b). To test whether in-phase feeding of elements is satisfied, phase difference between Port 1 and Port 3 is calculated by full wave simulations and plotted in Figure 3.14. It is observed that phase difference is 180 degrees as expected.
Figure 3.13: 180 degree electrical length delay section structure
Figure 3.14: Phase difference between two elements located at each side of the delay section
Figure 3.15 shows half side with numbered elements and the column of array, and Figure 3.16 shows E-plane radiation pattern of the column of array. It is observed that 12 degree HPBW requirement is achieved. Asymmetry in the side lobes, which are -15 dB and -13 dB, are caused by the delay section. Current distribution on the column is obtained by full wave simulations and plotted in Figure 3.17. Although elements are symmetric except meandered delay section, current distribution over the column is not symmetric. The symmetry is disturbed due to the coupling between meandered delay line and adjacent patch. It is also observed that the current on the corners of delay section is strong, so that delay section also radiates and distorts the symmetry in the radiation pattern of the array.
Third step for the in line coupled series fed microstrip antenna array is designing power divider structure for the H-plane. There are four elements, and the structure
is bilaterally symmetric as similar to the design in Chapter 2. The design of power divider structure is explained in Section 2.2. The same steps are applied. First, power coefficients are determined in an attempt to obtain -20 dB side lobe level. Second, impedances of power division points are calculated from the formula given in Equation 2.2. Half of the power divider structure is illustrated in Figure 3.18. Power coefficients and impedances of power division points are given in Table 3.7.

$$P_1 = 0.16, \quad P_2 = 1$$

$$Z_{21} = 312.5 \ \Omega$$

As a third step for the power divider structure design, $Z_{21}$ is matched to 50 $\Omega$, which is the impedance of the delay section. Structure is shown in Figure 3.19. Four times quarter wave impedance transformation are applied. Used transmission lines and impedances of those lines are given in the Table 3.8.

$$Z_1 \quad Z_2 \quad Z_3 \quad Z_4 \quad Z_0$$

Figure 3.18: Half row of the power divider structure

Figure 3.19: Half row of the power divider structure
Table 3.8: Impedance values of transmission lines

<table>
<thead>
<tr>
<th>Impedance values of transmission lines</th>
</tr>
</thead>
<tbody>
<tr>
<td>( Z_0 = 100 , \Omega )</td>
</tr>
<tr>
<td>( Z_1 = 61 , \Omega )</td>
</tr>
<tr>
<td>( Z_2 = 75 , \Omega )</td>
</tr>
<tr>
<td>( Z_3 = 115 , \Omega )</td>
</tr>
<tr>
<td>( Z_4 = 66 , \Omega )</td>
</tr>
</tbody>
</table>

Half row of the power divider structure is symmetrized and copied to the other side as shown in Figure 3.20. Amplitude and phase of \( s_{n5} \) of each feeding line are checked from this structure (\( n \) is the port number of the each feeding line). Figure 3.21 shows \( s_{n5} \) values with respect to the frequency.

![Figure 3.20: Power divider](image)

Figure 3.20: Power divider

![Figure 3.21: \( s_{n5} \) vs. frequency](image)

Figure 3.21: \( s_{n5} \) vs. frequency
Comparison of calculated and simulated $s_{n5}$ values at the 24.125 GHz are given in Table 3.9. Simulation values are close to the calculated ones which satisfies that chosen power coefficient values are obtained.

Table 3.9: $s_{n5}$ of feeding lines

<table>
<thead>
<tr>
<th>Calculated $s_{n5}$</th>
<th>Simulated $s_{n5}$ (24.125 GHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>$s_{15} = 10 \log \frac{0.08}{2.32} = -14.62$ dB</td>
<td>$s_{15} = -14.69$ dB</td>
</tr>
<tr>
<td>$s_{35} = 10 \log \frac{0.08}{2.32} = -14.62$ dB</td>
<td>$s_{35} = -14.07$ dB</td>
</tr>
<tr>
<td>$s_{25} = 10 \log \frac{0.5}{2.32} = -6.67$ dB</td>
<td>$s_{25} = -6.51$ dB</td>
</tr>
<tr>
<td>$s_{45} = 10 \log \frac{0.5}{2.32} = -6.67$ dB</td>
<td>$s_{45} = -7.09$ dB</td>
</tr>
</tbody>
</table>

Power divider structure is integrated with the columns of the array. The final design of in line coupled series fed microstrip patch antenna array is shown in Figure 3.22.
3.4 Simulation Results

Radiation patterns and return loss of designed array are given in this section.

Input return loss, $s_{11}$, of the designed array is shown in Figure 3.23. In the operating band, return loss values are less than -15 dB. 10 dB bandwidth is 1.75 GHz (23.875-25.625 GHz).
E-plane radiation pattern is given in Figure 3.24. It is shown that 12 degree beamwidth is obtained. However, there is asymmetry in the side lobes. Design calculations are performed in order to obtain -20 dB SLL. During the simulation it emerges as nearly -13 dB. This discrepancy and asymmetry are due to the delay sections. Those sections affect the symmetry of the design and cause larger side lobe levels. In order to justify this argument, simulations without delay sections are performed, that is, horizontal power divider structure is not used as shown in Figure 3.25. All ports are excited with predetermined power coefficients (Port1, Port2, Port7 and Port8 are 0.16 and Port3, Port4, Port5 and Port6 are 1), and Port2, Port4, Port6 and Port8 are excited with 180 degree phases in order to provide in-phase feeding. E-plane radiation pattern of this structure are given in Figure 3.26. It is shown that when power divider structure and delay sections are not used, the pattern is symmetric and side lobes are around -16 dB. Coupling between delay section and adjacent patch and radiation from delay line distort the pattern and causes asymmetry.
Figure 3.24: E-plane radiation pattern of the designed array

Figure 3.25: Array without power divider structure
Figure 3.26: E-plane radiation pattern of the array given in Figure 3.25. H-plane radiation pattern is given in Figure 3.27. It is shown that 27.6 degree HPBW is obtained. From the array factor, beamwidth is calculated as 28 degrees, simulation results are compatible with calculation.
Designed array in this chapter is not fabricated. For that reason, only the simulation results are given. The results are consistent with the calculations.
CHAPTER 4

CONCLUSION

This thesis presents design of two different microstrip patch antenna arrays with series feeding networks. Both arrays are designed for traffic radar applications, and they operate at 24.125 GHz with 250 MHz bandwidth.

First designed array, which is presented in Chapter 2 is a microstrip patch antenna array with shunt connected series feed network. In this type of networks, elements are located side by side, and their views look like shunt architectures. However, all the elements are fed from a single line power divider structure. This design has some important features. Beamwidth requirements determine the dimension of the array. Amplitude tapering on the other hand, is provided according to the side lobe level requirements. One of the most common approaches for the amplitude tapering is modifying power divider structure between identical elements.

Designed array in Chapter 2 is proposed for monitoring a single lane on the roads. For that reason, it has a 7 degree narrow beamwidth for both E and H-planes. 14 x 14 patch elements are included in this design. Amplitude tapering for the side lobe level requirement is provided with different transmission lines between elements, while elements are identical with 100 Ω input impedance. Proposed power divider structure has different impedance values at the corners of power division points. In order to implement them, more than one stage quarter wave impedance transformation is used. The design is fabricated and measured. For the measurements, SMPM connector is used and coplanar waveguide to microstrip line transition structure provides the integration of this connector. Measurements show good agreement with the simulation results. In the measurements, it is shown that 7 degree HPBW is obtained in both
planes. Side lobe levels are -15 dB and -14 dB in the H and E-planes, respectively.

Chapter 3 gives the design of in line coupled series fed microstrip patch antenna array. In this type of networks, elements are fed through single line consecutively with a specific feature. Feeding lines do not have direct connections with the elements, adjacent elements are fed from coupling regions. Dimensions of coupling regions have an important effect on the amplitude tapering which is provided by the coupled feeding signals.

Designed array in Chapter 3 has different beamwidth requirements for H and E-planes. It has 30 degree beamwidth in H-plane and 12 degree beamwidth in E-plane. Therefore array consists of 4 x 8 elements. Adjacent elements on the columns of array are not connected to each other directly, and signal is transmitted from coupled regions of the elements. Transmission lines between elements are identical. On the one hand amplitude tapering is provided with the dimensions of elements especially by adjusting the coupling region parameters. On the other hand, a power divider structure is used for amplitude tapering at the azimuth plane. Simulation results are consistent with the design requirements. 12 degree and 28 degree HPBW are obtained in the E and H-planes, respectively. Side lobe level in the E-plane is nearly -13 dB. This array is not manufactured.

Different feeding techniques for the microstrip patch antenna arrays, such as combination of series and corporate feeding structures, will be studied as a future work.
REFERENCES


